enable prefetching when accessing PSRAM over AHB #708
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
|
Did some testing with this - variation of above psram test sketch and also went to LittleFS in PSRAM and ran Integrity test. Saw same faster 8MB perf and also faster on 16MB T_4.1 to verified tests passed - the LittleFS Integrity seemed 5% faster and no errors. Results noted here - that post #114 and #115 |
A-Dunstan
force-pushed
the
psram_prefetch
branch
from
64654c2
to
63a8b40
Compare
A-Dunstan
force-pushed
the
psram_prefetch
branch
from
63a8b40
to
52329ae
Compare
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
The prefetch feature of FlexSPI2 is not being activated in FLEXSPI2_AHBCR, reducing performance when PSRAM is accessed sequentially.
This commit turns it on and allocates all prefetch buffer space to RXBUF3 which will be used for all AHB masters (CPU/DMA/DCP/others).
As an example of possible performance improvement, this reduces the time for the psram test sketch from 36.54 seconds to 29.99 seconds (1x 8MB PSRAM, default 88MHz clock speed).