### San Jose State University **Department of Computer Engineering**

# **CMPE 125 Lab Report**

## Lab 2 Report

Title FPGA Implementation and Hardware Validation

Semester <u>FALL 2019</u> Date <u>0910912019</u>

Name Phot Le SID 012067666 (typed)

### Lab Checkup Record

Week	Performed By (signature)	Checked By (signature)	Tasks Successfully Completed*	Tasks Partially Completed*	Tasks Failed or Not Performed*
1	1	Adam			

<sup>\*</sup> Detailed descriptions must be given in the report.

#### Introduction

The purpose of this lab is to go through the FPGA implementation procedure through Xilinx's Vivado software, and to follow the hardware validation method using Digilent's Basys3 board.

#### **Design Methodology**

Given the Voting Rule modules in *Figure 1* and list of files in Table 1, this lab task is to simulate the design and upload it in the Basys3 device through Vivado software. Specifically, we need to simulate the given files and verify the output by looking at the waveform and through FPGA validation process using the Basys3 board. Therefore, we use *Table 2* to verify the result input and output.

Table 1: List of Modules and Files Used

Module/File Name	Comments	
voting machine fpga.v	Top-level module for the system shown in Figure 1	
voting_rule.v	Designed module with the function shown in Table 1	
clk_gen.v	Utility module for converting the on-board clock to 5KHz	
bcd_to_7seg.v	Utility module with the function shown in Table 2	
led_mux.v	Utility module for multiplexing signals to be displayed on the	
	eight 7-segment LEDs on the Basys3 board	
tb_voting_machine.v	Testbench file for the designed module voting_rule.v	
voting_machine_fpga.xdc	Design constraint file for prototyping the voting machine	

Table 2: Function table for Module *voting rule.v* 

Inputs (with weights)		eights)	<b>Outputs (in BCD code)</b>	<b>Expected Decimal Display</b>
w(2)	n(3)	o(4)	a b c d	On 7-Seg LED
0	0	0	0 0 0 0	0
0	0	1	0 1 0 0	4
0	1	0	0 0 1 1	3
0	1	1	0 1 1 1	7
1	0	0	0 0 1 0	2
1	0	1	0 1 1 0	6
1	1	0	0 1 0 1	5
1	1	1	1 0 0 1	9

Table 3: Function table for Module bcd to 7seg.v

Inputs (in BCD code)	Outputs (active low)	For Decimal Display
BCD [3:0]	S6 S5 S4 S3 S2 S1 S0	On 7-Seg LED
0 0 0 0	1 0 0 0 0 0 0	0
0 1 0 0	0 0 1 1 0 0 1	4
0 0 1 1	0 1 1 0 0 0 0	3
0 1 1 1	1 1 1 1 0 0 0	7
0 0 1 0	0 1 0 0 1 0 0	2
0 1 1 0	0 0 0 0 0 1 0	6
0 1 0 1	0 0 1 0 0 1 0	5
1 0 0 1	0 0 1 0 0 0 0	9




Figure 1: Block diagram of module voting machine fpga

#### **Simulation Results**

According to figure 2 below, signal w, n o is the input from the three dip switches. When w, n, o is 1,1,1, we can observe that a, b, c, d is 1001 in binary which is equal to 9 in decimal. For this reason, we can tell that the simulation process has been succeeded since it matches the result in *Table 2* below.




Figure 2: Simulation waveforms produced using Vivado

#### **FPGA Validation**

According to figure 4, when we turn on all switches (111), the LED 7 segments output 9. When it is 001, the output is 4. Thus, the FPGA validation has been succeeded as the output matches *Table 2*.




Figure 3: Photo of operation being (insert operation here is 001) tested on FPGA board.




Figure 4: Photo of operation being (insert operation here is 111) tested on FPGA board.

#### Conclusion

The result waveform from simulation as well as the output display matches the expected result from the function table in *Figure 2*. For this reason, lab tasks have successfully completed. During the lab, one thing that I noticed when doing the FPGA validation process was having difficulty detecting the hardware device on the computer. The reason for this is because the Basys3 only accept certain type of connecting wires. I have tried out five different wires but only one that works.

### **Appendix**

```
Voting machine fpga.v
module voting_machine_fpga (
          input wire
                                 clk100MHz,
          input wire
                                rst,
          input wire
                                Α,
          input wire
                                В,
                wire
                                C,
          input
          output wire
                                A led,
                               B_led,
C_led,
          output wire
          output wire
          output wire [3:0] LEDSEL,
          output wire [7:0] LEDOUT
    );
     assign A led = A;
     assign B_led = B;
assign C_led = C;
     supply1 [7:0] vcc;
     wire DONT_USE;
wire clk_5KHz;
     wire [3:0] i;
     wire [7:0] vote;
     voting_rule VTR (
                                    (A),
               • W
                                    (B),
               .n
               .0
                                    (C),
                                   (i[3]),
               .a
               .b
                                   (i[2]),
               . C
                                   (i[1]),
               .d
                                    (i[0])
          );
     clk gen CLK (
               .clk100MHz
                                  (clk100MHz),
               .rst
                                   (rst),
                                  (DONT_USE),
               .clk_4sec
               .clk 5KHz
                                   (clk_5KHz)
         );
     bcd_to_7seg BCD (
               .BCD
                                    (i),
               . s
                                    (vote)
         );
     led_mux LED (
               .clk
                                  (clk_5KHz),
               .rst
                                   (rst),
               .LED3
                                   (vcc),
               .LED2
                                   (vcc),
               .LED1
                                    (vcc),
               .LED0
                                    (vote),
               .LEDSEL
                                    (LEDSEL),
               .LEDOUT
                                    (LEDOUT)
         };
endmodule
```

```
woting_rule.v

module voting_rule (
    input wire w,
    input wire n,
    input wire o,
    output wire a,
    output wire b,
    output wire c,
    output wire d
);

assign a = w&n&o;
    assign b = ~w&n&o | ~w&n&o | w&n&co; assign c =
    ~w&n&co | ~w&n&o | w&n&co; assign d = ~w&n&co |
    ~w&n&co | w&n&co; assign d = ~w&n&co |
    ~w&n&o | w&n&co;
endmodule
```

```
clk gen.v
module clk_gen (
        input wire clk100MHz,
        input wire rst,
        output reg clk 4sec,
        output reg clk 5KHz
    );
    integer count1, count2;
    always @ (posedge clk100MHz) begin
        if (rst) begin
            count1 = 0; clk_4sec = 0;
            count2 = 0; clk 5KHz = 0;
        end
        else begin
            if (count1 == 20000000) begin
                clk_4sec = ~clk_4sec;
                count1 = 0;
            end
            if (count2 == 10000) begin
                clk 5KHz = \sim clk 5KHz;
                count2 = 0;
            count1 = count1 + 1;
            count2 = count2 + 1;
        end
        end
endmodule
```

```
bcd_to_7seg.v
module bcd_to_7seg (
        input wire [3:0] BCD,
        output reg [7:0] s
    );
    always @ (BCD) begin
        case (BCD)
               4'd0: s = 8'b11000000;
               4'd1: s = 8'b111111001;
               4'd2: s = 8'b10100100;
               4'd3: s = 8'b10110000;
               4'd4: s = 8'b10011001;
               4'd5: s = 8'b10010010;
               4'd6: s = 8'b10000010;
               4'd7: s = 8'b111111000;
               4'd8: s = 8'b10000000;
               4'd9: s = 8'b10010000;
            default: s = 8'b01111111;
        endcase
    end
endmodule
```

#### Led mux.v module led mux ( input wire clk, input wire rst, wire [7:0] LED3, input input wire [7:0] LED2, input wire [7:0] LED1, input wire [7:0] LEDO, output wire [3:0] LEDSEL, output wire [7:0] LEDOUT ); reg [1:0] index; reg [11:0] led\_ctrl; assign {LEDSEL, LEDOUT} = led ctrl; always @ (posedge clk) index <= (rst) ? 2'b0 : (index + 2'd1); always @</pre> (index, LED0, LED1, LED2, LED3) begin case (index) 4'd0: led\_ctrl <= {4'b1110, LED0}; 4'd1: led\_ctrl <= {4'b1101, LED1}; 4'd2: led\_ctrl <= {4'b1011, LED2}; 4'd3:</pre> led\_ctrl <= {4'b0111, LED3}; default: led\_ctrl <= {8'b1111, 8'hFF};</pre> endcase end

endmodule

```
tb_voting_rule.v
module tb_voting_rule;
    reg
         w;
    reg n;
    reg o;
wire a;
wire b;
    wire c;
    wire d;
    voting_rule DUT (
                            (w),
              . W
              .n
                            (n),
              .0
                           (o),
              .a
                           (a),
              .b
                           (b),
                           (c),
              . C
              .d
                            (d)
         );
     initial begin o
         = 0;
         forever #5 \circ = \sim 0;
     initial begin n
         = 0;
         forever #10 n = \sim n;
     end
     initial begin w
         = 0;
         forever #20 w = \sim w;
    initial #40 $stop;
    initial $monitor(
              $time,
              " A=%b, B=%b, C=%b : a=%b, b=%b, c=%b, d=%b",
              w, n, o, a, b, c, d
         );
endmodule
```