Design of a RISC-V lite processor supporting a subset of the RV32I ISA.
Developed by:
- Pietro Fagnani Politecnico di Torino, Italy
- Marco Massetti Politecnico di Torino, Italy
- Pietro Montorsi Politecnico di Torino, Italy
-
Notifications
You must be signed in to change notification settings - Fork 0
RISC-V lite
License
Pietro4F/RISC-V-lite
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
RISC-V lite
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published