You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Sorry, the current version of Pyverilog does not support primitive.
I think the modification of AST parser is not so difficult if add this feature based on the current parsing function for module.
It seems that Verilog user defined primitives are not supported by this parser.
If I put in an example with a user defined primitive, I get an error message.
Using the example parser, I get the following error message:
The text was updated successfully, but these errors were encountered: