Skip to content
View R-Rjn's full-sized avatar
🌟
End gives the new start.
🌟
End gives the new start.

Block or report R-Rjn

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
R-Rjn/ReadMe.md

Hi πŸ‘‹, I'm Ravi Ranjan

Electronics based student from IndiaπŸ‘¨β€πŸ”§



Setting

  • 🌱 I’m currently learning Design & Verification

  • πŸ‘― I’m looking to collaborate on Projects related to IoT & Hardware Design & Verification

  • πŸ“« How to reach me Email↣ravi20rjn1@gmail.com

  • ✍️ Extras Spending Time ↣ Reading Scriptures & Helping OthersπŸƒβ€β™‚οΈ



Details Here





━◉━◉━◉━◉━◉━◉| ⚑ Fun fact |◉━◉━◉━◉━◉━◉━

I like Sports like Volley ball 🏐, football⚽ , CyclingπŸš΄β€β™‚οΈ & KabaddiπŸ…

━◉━◉━◉━◉━◉━◉| 🀩Interested In:|◉━◉━◉━◉━◉━◉━

IoT | Hardware Design & Verification

Current Ricing ↣



━◉━◉━◉━◉━◉━◉| 🀝Connect with me: |◉━◉━◉━◉━◉━◉━

ravirjn1   ravirjn   r_rjn20   lkdn   Discord


━◉━◉━◉━◉━◉━◉|πŸ”£Languages and Tools:|◉━◉━◉━◉━◉━◉━

arduino bash c cplusplus css3 git html5 linux matlab opencv opencv photoshop NeoVim Xilinx Electronics VS Code



r-rjn r-rjn

ravi ranjan

Popular repositories Loading

  1. Verilog-learnings Verilog-learnings Public

    Verilog 2

  2. System_Verilog System_Verilog Public

    The way i am learning systemverilog.

    SystemVerilog 1

  3. Sample Sample Public

    my file

  4. R-Rjn R-Rjn Public

    Config files for my GitHub profile.

  5. learn-github learn-github Public

    Forked from neos-20/learn-github

    C++

  6. based-cs based-cs Public

    Forked from neos-20/based-cs

    Python