# MICROPROCESSOR


Name: Mohd. Owais

8-12ch C.S.E 5th Semester

2009099

A-4786

## D'Explain the pin diagram of 8085.



#### Address Bus

1.15-18, it carries most significant 8-bils of memory

#### Onto Bus

ADT-ADO, it carries the least significant 8 bit address and data bus.

#### Control and status signals

These signals are used to identify the nature of operation. There are is control signals and 3 status signals.

Three control signals are RD, WR and ALE.

-RO - This signal undicates that the selected IO as memory device is to be read and is ready for accepting data available for on data box.

- WR - This signal indicates strat street data on the data bus is to be written into a selected memory or IO location.

memory or 10 rocarion.

- ALE - I.f is a positive going pulse, generated when the a new operation is started by the MP, a new operation is started by indicates when the pulse goes high, it indicates address. When the pulse goes down it indicates data

Three status Signals are IO/M, So and S,

- IO/M- This eignal is used to be differentiate

between 10 and memory operations, i.e.

when it is high indicates IO operations

when it is low then it indicates memory

operations.

- SI and So-There signals are used to identify the type of current operation.
- Power Supply-There are 2 power supply signals

  VCC and Vss indicates ground signals

   Vcc and Vss. Vcc indicates 15V power

  supply and Vss indicates ground signal.
- Clock signals There are 3 clock signals, i.e X,, X2 CLKOUT.
  - X, , X2- A crystal (RC, LC, N/W) is connected at these two pins and is used to set brequency of the internal clock generator.
  - CLK 007- This signal is used as she system clock for devices connected with the pre-

- INTA It is an interrupt acknowledgment signal.
- RESET IN This signal is used to reset the MP by setting the program counter to
- Reset OUT This signal is used to reset all all the 41 by setting the program connected devices when the pip is reset
- READY This signal is used to indicate that the divice is ready to send or receive data. If READY is Low then CPU has to wait for READY to go high.
- HOLD This signal indicates that the device it ready another master is requesting the use of the address and data
- HLDA (HOLD Acknowledge) It indicates that the CPU ·CPU has received the HOLD request and it will relinquish the bus in the next clock cycle. . HLDA is set to low after the HOLD signal is removed.

### Serial I/O signals

- SOD (social output data line) It is set/reset as specified by the SIM instruction
- SID (Serial input data line) The data on this line is loaded into accumulator wherey a RIM instruction is executed.

Define different Addressing made of 3085 There are 5 addressing modes 8085

1. Immediate Addressing mode he source operand is always data. If she date is 8-bit men she instruction will be of 2 bytes, -if the data is of 16 bit shen the instruction will be of 2 bytes, will be of 2 bytes, if the data is of 16 bit then the instruction will be of 2 bytes, if the data is of 16 bit then the instruction will be of 3 bytes.

More 48h immediately to registes B

Figure Addressing Mode.

In this addressing mode, source and destination operand, are specified & Example.

MOV A,B (more the contents of register B to register A)

3. Direct Addressing Mode.

In direct addressing mode, she data to be operated is avialable inside a memory tocation and that memory tocation is specified as an operand.

- The operand is directly specified in inst set LDA 2050 ( load contents of memory location into

- The sugistes address of data is stoned incide
the sugister as an operand.
MOV A, ERO

- Memory address where the operand located is specified by contents of register pair.

MOV K, Bi transferd data from pre memory address by the pointer (pegister) to register K

3 What is instruction and machine cycle? 1. Instruction cycle consists of opcode felch flowed by an execute cycle. D. The execute cycle itself consists of zero or more feter eyeles which may be required to felch the oper and. 3. All these operations are performed in different time stots known as mochine cycles. 4. An istruction cycle may consist of more than one machine cycles. 5. The first of these is always the opode feten eyele. 6. some instruction, which require register to rigister transfer inside the microprocessor, may be executed in one machine cycle. 7. Whireas some which require data transfer between up and memory or its device may be, used more than one machine cycle. 8. Fig man exhibits instruction cycle and machine cycle within it. Il chows two machine ageles M, and M, 9. M, in which opende is fetched and decoded, consists of 4 stale 10. Mr consists of 3 stales of the dala determined in the next byle of instruction agelesis fetched. and in struction in executed - Instruction cycle X

M, Copcode sclen)— He M2 E H

1 72 73 Ty 75 T6 Ta T8

Time

Explain she difference between i/o amapped i/o and memory mapped i/o.

1 Expla	in the appearance of	ip.
and	morrison	110 Mapped IO breated as
14.9.	Mence	110 Mapped IO  110 device are treated as 110 device
Basic	Hodorialed as meany	110 device
All Charles		g bil (No- A7)
Alotted	16 hillAo- AIT)	R.
size		rillerent for memory
Data Transfer	same for memory and 1/0 devices	Different for memory.
Inst Cycles involved	nemary write	10 read and I/o write.
Interfecing		(oround 256)
uri sg	No separate controlled signal	special control signale are used for I/o devices.
Efficiency	Less	comparatively mare
Pecoder HIW	More duoder HIW	Less decoded how
Ilo/m'	During Memory	During I 10 read and 110 write operations,
	write operations	110 write operations,
	LO/M' iskept Low	Ilo/m' ix kept high.
Zata.		
Meneny	, Blw oregisters and	Between accumulatory
1	ports	and forts.
Logical approach,	simple	Complex
Vse case	in small system	In large system that
	with less memory	in tage system that require large meno
*	requirement	сросе.
speed of	Elana.	an activity
operation	ston	comparitinaly fast.
•		