

EXPERIMENT 6 - PWM GENERATION USING MSP430

LAB TITLE AND CODE : EMBEDDED COMPUTING LAB (MCCED83)

EXPERIMENT NUMBER : 6

DATE : 24/05/2022, TUESDAY

* AIM :

Develop a program for edge and centre-aligned pulse width modulation (PWM) generation using an MSP430 microcontroller. Also, generate PWMs based on ADC input.

a) EDGE ALIGNED PWM GENERATION :

- ① Configure functionality of P2.7 as simple GPIO pin.
- ② Configure direction of P2.7 as output for timer.
- ③ Configure timer A0's as PWM pins. Set PWM period and duty cycle.
- ④ Set the following bits of TAxCCRn Register as follows-
 - (i) Bit 8 - Capture mode to 0: Compare mode
 - (ii) Bit 7-5 - Output mode to 111: Reset/Set
 - (iii) Bit 4 - Capture/compare interrupt enable to 0: Interrupt disabled
 - (iv) Bit 0 - capture/compare interrupt flag to 0: No interrupt pending
- ⑤ Set the following bits of TAxCR1 (TimerA Control Register) as follows-
 - (i) Bit 0 - TimerA interrupt flag to 0: Timer did not overflow
 - (ii) Bit 1 - TimerA interrupt enable to 0: Disabled
 - (iii) Bit 2 - TimerA clear (clear TAxR)
 - (iv) Bit 5-4 - Mode control to 01: Up mode: Timer counts up to TAxCCR0
 - (v) Bit 6-7 - Input divider to 00: divide by 1.
 - (vi) Bit 8-9 - TimerA clock source select to 10: SMCLK (internal clock)
- ⑥ Define an infinite while-loop since an embedded program never stops executing.

→ C PROGRAM CODE -

#include "mpu.h"

〃 Main Function :-

int main (void)

{

 // P2.7 / P0.4 :-

 P2 → S20 |= 0x80; // Configure functionality of P2.7 as simple GPIO pin

 P2 → SEL1 L |= ~0x80;

 P2 → DIR |= 0x80; // Configure direction of P2.7 as output for timer

 // Configure timer A0.4 as PWM pin :-

 TIMER_A0 → CCR[0] = 999-1; // PWM Period

 TIMER_A0 → CCR[1] = 250; // PWM duty cycle

 TIMER_A0 → CCTLR[0] = 0xED; // Compare mode; Reset/set output mode; Interrupt disabled; No interrupt pending

 /* Timer did not overflow; Disable interrupt; clear TimerA; up mode; input divider divide by 1; clock source select - SMCLK (internal clock) */

 TIMER_A0 → CTR = 0x0214;

 // Infinite loop (An embedded program does not stop);
 while (1) {}

}

③ Centre Aligned PWM Generation

① Configure functionality of P2.7 as simple GPIO pin.

② Configure direction of P2.7 as output for timer.

③ Configure timer A0.4 as PWM pin. Set PWM period and duty cycle.

o) edge aligned PWM Generation:




Figure 1 - circuit diagram




Figure 2 - PWM Pulse and Timing Diagram

- ④ Set the following bits of TAxCCRn Register as follows -
- Bit 8 - Capture mode to 0; compare mode
 - Bit 7-5 - Output mode to 00: Toggle/Reset
 - Bit 4 - Capture/compare interrupt enable to 0: Interrupt disabled.
 - Bit 0 - Capture/compare interrupt flag to 0: No interrupt pending
- ⑤ Set the following bits of TAxCTL (TimerA control register) as follows -
- Bit 0 - TimerA Interrupt flag to 0: Timer did not overflow.
 - Bit 1 - TimerA Interrupt enable to 0: Disabled
 - Bit 2 - TimerA clear (clear TAxB).
 - Bit 5-4 - Mode control to 11: Up/Down mode; Timer counts up to TAxCRO then down to 0.
 - Bit 6-7 - Input divider to 00: divide by 1.
 - Bit 8-9 - TimerA clock source select to 10: SMCLK (internal clock)
- ⑥ Define an infinite while-loop since an embedded program never stops executing.

→ C PROGRAM CODE -

```
#include "msp.h"
```

// Main Function:

```
int main (void)
```

```
{
```

// P2.7 /PMS - TAD.4 :-

P2 → SEL0 |= 0x80; // configure functionality of P2.7 as simple GPIO pin

P2 → SEL1 &= ~0x80;

P2 → DIR |= 0x80; // configure direction of P2.7 as output for timer

// Configure timer A0.4 as PWM pin:-

TIMER_A0 → CCR[0] = 400 - 1; // PWM period

TIMER_A0 → CCR[1] = 250; // PWM duty cycle

b) center edge PWM generation:




figure 1 - Circuit Diagram




figure 2 - Pulse and Timing Diagram

$\text{TIMER_AD} \rightarrow \text{CTL}[4] = 0x40$; N compare mode; Toggle/reset output mode; Interrupt disabled; No interrupt pending

1st timer did not overflow; Disable interrupt; clear TimerA; Up/Down mode; Input divider - Divide by 1; clock source select - SMCLK (internal clock) #/

$\text{TIMER_AD} \rightarrow \text{CTL} = 0x0234$;

2 Infinite loop (An embedded program does not stop):
while(1) {}

}

Q) PWM GENERATION BASED ON ADC INPUT:

- ① Configure functionality of P2.5 as simple GPIO pin. Configure direction of P2.5 as output for timer.
- ② Configure functionality of P4.7 as simple GPIO pin. Configure direction of P4.7 as input for ADC.
- ③ Power ON should be disabled during configuration. Sample-and-hold pulse-mode select, syslk, 32 sample clocks and software trigger.
- ④ Set resolution as 12-bit (14 clock cycle conversion time).
- ⑤ To convert for memory register 5, repeat single channel (sequence sample is active) and enable ADC after conversion.
- ⑥ In an infinite while-loop, perform the following operations-
 - (i) Wait for ADC conversion to complete.
 - (ii) Read ADC data register.
 - (iii) Set PWM period and duty cycle.
 - (iv) Set the following bits of TAxCTLn Register as follows -
 - a. Bit 8 - Capture mode to 0: Compare mode
 - b. Bit 7-5 - Output mode to 010: Toggle/reset
 - c. Bit 4 - Capture/compare interrupt enable to 0: Interrupt disabled
 - d. Bit 0 - capture/compare interrupt flag to 0: No interrupt pending

$\overrightarrow{\text{PTD}}$

- N) Set the following bits of TAxCTL (Timer control register) as follows
- Bit 0 - TimerA Interrupt flag to 0 : Timer did not overflow.
 - Bit 1 - TimerA interrupt enable to 0 : disabled
 - Bit 2 - TimerA clear (clear TAxR).
 - Bit 5-4 - Mode control to 11 : up/down mode : Timer counts up to TAxCRO then down to 0.
 - Bit 6-7 - Input divider to 00 : divide by 1.
 - Bit 8-9 - TimerA clock source select to 10 : SMCLK (internal clock)

→ C PROGRAM CODE -
`#include "mg.h"`

↓ Main Function :-

```
int main (void)
{
    int result;
```

P2 → SEL0 |= 0x20; // configure functionality of P2.5 as simple GPIO pin

P2 → SEL1 &= ~0x20;

P2 → DIR |= 0x20; // configure direction of P2.5 as output for timer

P4 → SEL1 |= 0x80; // configure functionality of P4.7 as simple GPIO pin

P4 → SEL0 |= 0x80; // configure direction of P4.7 as input for ADC

ADC1H → CTL0 = 0x00000010; // Power on should be disabled during configuration

ADC1L → CTL0 |= 0x04080300; // sample-and-hold pulse-mode select, sysclk, 32 sample clocks, software trigger

1) PWM GENERATION USING ADC INPUT




Figure- Circuit Diagram

$\text{ADC1H} \rightarrow \text{CTL1} = 0x00000020$; // set resolution as 12-bit (14 clock cycle conversion time)

// convert for memory register 10:-

$\text{ADC1H} \rightarrow \text{CTL1} \leftarrow 0x00000000$; // Repeat single channel, sequence sample is active

$\text{ADC1H} \rightarrow \text{CTL0} \leftarrow 2$; // enable ADC after configuration

④ Infinite loop (An embedded program does not stop):-

while (1)

{

 while ($\{\text{ADC1A} \rightarrow \text{IFGR0}\}$) // wait for ADC conversion to complete
 result = $\text{ADC1H} \rightarrow \text{MEM}[10]$; // Read ADC data register

$\text{TIMER_AO} \rightarrow \text{CCR}[0] = 1000-1$; // PWM period

 result = result $\gg 8$;

$\text{TIMER_AO} \rightarrow \text{CCR}[1] = \text{result}$; // PWM duty cycle

$\text{TIMER_AO} \rightarrow \text{CCR}[2] = 0x40$; // compare mode; Toggle / reset output mode; Interrupt disabled; No interrupt pending

/* Timer did not overflow; disable interrupt; clear timer, up/down mode; Input divider - divide by 1, clock source select - max internal clock */

$\text{TIMER_AO} \rightarrow \text{CTL} = 0x0234$;

}
}

d) SINEOIDAL SIGNAL PWM GENERATION:

- ① Initialize a variable flag equal to zero.
- ② Configure functionality of P2.7 as simple GPIO pin.
- ③ Configure direction of P2.7 as output for timer.

- ④ Configure timer A0:4 as PWM pin. Set PWM period and duty cycle.
- ⑤ Set the following bits of TAxCTL Register as follows-
 - (i) Bit 8 - Capture mode to 0: compare mode
 - (ii) Bit 7-5 - Output mode to 111: Reset/Set
 - (iii) Bit 4 - Capture/compare interrupt enable to 1: Interrupt enabled
 - (iv) Bit 0 - Capture/compare interrupt flag to 0: No interrupt pending
- ⑥ Set the following bits of TAxCTL (Timera controls register) as follows-
 - (i) Bit 0 - Timera Interrupt Flag to 0: Timer did not overflow
 - (ii) Bit 1 - Timera Interrupt enable to 0: disabled
 - (iii) Bit 2 - Timera Clear (Clear TAxR)
 - (iv) Bit 5-4 - Mode control to 01: Up mode: Timer counts up to TAxCERO
 - (v) Bit 6-7 - Input divider to 00: divide by 1.
 - (vi) Bit 8-9 - Timera clock source select to 10: smCLK (internal clock)
- ⑦ In an infinite while-loop, perform the following operations-
 - (i) If interrupt flag is set, assign TAxCTL[n] to 0xF0.
 - (ii) If TAxCH register is set to full time period, decrement duty cycle by step size.
 - (iii) Else if TAxCH register is set to 0, increment duty cycle by step size after.
 - (iv) Else, increment or decrement according to "flag".

D) SINEOIDAL SIGNAL - PWM GENERATION




figure 1 - Circuit Diagram. (a) modulating wave (b) carrier wave




figure 2 - Pulse and Timing diagram

→ C PROGRAM CODE -

```
#include "mcp.h"
int flag = 0;
```

// Main Function :

```
int main(void)
{
```

P2 → SEL1 |= 0x80; // Configure functionality of P2.1 as simple GPIO pin

P2 → SEL0 & = ~0x80;

P2 → DIR |= 0x80; // Configure direction of P2.1 as output for timer

// Configure timer A0.4 as PWM pin :-

TIMER_A0 → CCR[0] = 999 - 1; // PWM Period

TIMER_A0 → CCR[4] = 250; // PWM Duty Cycle

TIMER_A0 → CTR[4] = 0xF0; // Compare mode, Reset/Set output mode; Interrupt enabled; No interrupt pending

* Timer did not overflow; Disable interrupt; clear TimerA; Up mode; Input divider - Divide by 1; clock source select - smclk (internal clock) *

// Infinite Loop (An embedded program does not stop):

```
while (1)
```

{

 while (TIMER_A0 → CCR[4] < 0xFF);

 TIMER_A0 → CCR[4] = 0xF0;

 if (TIMER_A0 → CCR[4] == 1000)

{

 flag = -1;

 TIMER_A0 → CCR[4] += flag * 200;

}

```
else if (TIMER_A0->CCR[4] == 0)
{
    flag = 1;
    TIMER_A0->CCR[4] += flag * 200;
}
```

```
else
    TIMER_A0->CCR[4] += flag * 200;
```

3

* RESULT:

thus, developed a program for edge and centre-aligned pulse width modulation (PWM) generation using an MSP430 microcontroller. Also, generated PWM based on ADC input. All simulation results were verified successfully.