Procedure:

- Connect the circuit as shown in Figure 1.
- 2. Observe the output for all possible input combinations and fill up table-1.

<u>Data Table</u>

V_A	V_B	V_1	V_2	V_3	V_4	V_5	V_6	V_Y
$\mid (V) \mid$	(V)							
0	0	0.68	0.01	ð	4.07	4.60	4.07	4.25
0	4,96	0.71	0.04	0	4.07	460	4.97	4.25
4.96	0	0.71	0.04	0	4.07	4,60	4.07	4.25
4.06	4.06	2.24	1.60	0.87	1.23	0.52	4.06	0.08

Table 1: Table for TTL NAND gate

Report

Please answer the following questions briefly in the given space

1. Why is totem-pole output used in place of a passive pull-up resistor? Ans.

Tolem-pole output used in place of passive pull-up resistor as totem-pole allows low output resistance even at logical I transition. IF pullup networks equivalent resistance is decresed very fast, switching output from low to high, power consumption will be less. Time to switch output, high to low or low to high gets affected by capaciton. So, time decreases if equivalent resistance and into capacitance reduced. But only equivalent mesistance meduction, it maises power consumption.

2. What is the function of Q3 transistor(phase-splitter)?

function of Q3 tocansister (Phase-splitter) is to switch on transistores 0,4 an 05. If current flows from 0,3 (emitter) to 0,4 (base), turns it on, 50, no current flows through to 0,5 (base), so it's off.3


3. What may happen if diode D_1 is not used in the circuit? **Ans.**

If DI diode is not used then 95 can get shorted to the ground through 94, thus 94 can get damaged. Diode can also preveret the reverse curercent flow. It can also give us inaccurate output.

4. What is the mode of operation of the Q5 transistor when output is HIGH? Ans.

Whe the output is high of the Q5 transistor the operational mode will be, [forward antive].

5. Draw the active portion of the circuit when output is LOW. $\mathbf{Ans.}$



6. What is the operating mode of Q1 and Q4 transistors when Input A is LOW? Verify using experimental Ans.

When input A is low the operational mode of Q1 &

04 are:

From Data Table,

* Vsat

V5at V1 = 0.68V

VBE = 0.68Y

50, VI = \$ 0.01Y

FOR G1

IntputA =0


 $V_1 = 0.71V$

VBE = 0.7LV

 $60, v_2 = 0.04 v \approx 0$

which is low.

VOE = 0.01 v which is very low. As, we got low voltages and VBE = 0.71× 50 it is in[salurcateon mode.]



Data table, From

V3=OV for both low input on I low input asse.

Herce, as V3 which is a base voltage is <0.7 V, transiston 04 will be off. so, it is in autoff mode,

50, Q1 = Saturation mode Q4= Culoff mode.

Data Table

V_A	V_B	V_1	V_2	V_3	V_4	V_5	V_6	V_Y
(V)								
0	0	0.68	0.01	0.00	4.997	4.60	4.97	4.25
0	4.06	0.71	0.04	0.00	4.07	4.60	497	4.25
4.96	0	0.71	0.04	0.00	4977	4.60	407	4.25
4.96	4.96	2.24	1.60	0.89	1.23	0.52	4.096	0.08

Table 2: Table for TTL NAND gate

Signature