

CSE - 260

LAB - 5

Sihab Sahariar

ID: 20101402

Section: 11

9

# Name Experiment: Design and Implementation of 4-bit Parallel Binary Adder

## Objective:

- ☐ To know about half/full adder and its application.
- ☐ Implementation of a four bit binary parallel adder.
- ☐ Implementation of a four bit binary parallel adder subtractor.

## Required Components:

1) 74283 IC


2) AND

3) OR

4) XOR

5) LOGIC PROBE

6) LOGIC STATE




# Experimental Setup & Results:

## Half Adder Circuit

| X | Y | C | S |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

Equation from the truth table,  $S = x \oplus y$


$$C = xy$$



# Full Adder Circuit:

A four bit parallel adder

| X | Y | Z | C | S |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |



Kmap for full adder:

For sum:


|      | $Y'Z'$ | $Y'Z$ | $YZ$ | $YZ'$ |
|------|--------|-------|------|-------|
| $X'$ | 0      | 1     | 1    | 1     |
| $X$  | 1      | 1     | 1    | 0     |

equation for the summation from Kmap:

$$S = X'Y'Z + X'YZ' + XY'Z + XYZ$$

$$= X \oplus Y \oplus Z$$

For Carroy:



equation for the Carroy from K. M. M.:


$$C = x + \gamma z$$

□ A four bit Parallel adder:

$$\therefore A = 1111$$

$$B = 0110$$

$$A + B = 10101$$



# A four bit Parallel adder-subtractor:

Let,

$$X = 1110$$

$$Y = 0010$$

$$\therefore X - Y = 1100$$

$C_0 = 0$  to perform addition

$C_1 = 1$  to Subtraction


| X | Y | Output |
|---|---|--------|
| 1 | 0 | 1      |
| 1 | 1 | 0      |
| 0 | 0 | 1      |
| 0 | 1 | 0      |

← Invert of Y

← Invert of X

← Same as Y

← Same as Y





Discussions: From this experiment we come to know about designing and implementation of 4 bit parallel Binary Adder.