Skip to content
View SingaDK's full-sized avatar
:shipit:
:shipit:
4 followers · 10 following

Achievements

Achievement: Pull Shark

Achievements

Achievement: Pull Shark

Highlights

  • Pro

Block or report SingaDK

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
SingaDK/README.md

Hi there 👋

visitors

  • 🔭 I’m currently working as a Senior Firmware Dev at Cool and Secure Project involving ContactLess Chip Cards
  • 🌱 I’m currently learning Firmware Principles for Embedded Security
  • 👯 I’m looking to collaborate on Open Source Hardware, Machine Learning...
  • 💬 Ask me about Anything esp. Embedded stuffs and PC games...
  • ⚡ Fun fact: The speed of a computer mouse is measured in "Mickeys."

SingaDK

Pinned Loading

  1. verible verible Public

    Forked from chipsalliance/verible

    Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, and formatter.

    C++

  2. ibex ibex Public

    Forked from lowRISC/ibex

    Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

    SystemVerilog

  3. riscv_emu riscv_emu Public

    A Simple RISC-V Emulator in Rust

    Rust 1