

# Xuhao Luo

201 N Goodwin Ave, Urbana, IL, 61801  
(217) 377-2021 ◊ xuhaol2@illinois.edu ◊ LinkedIn

## Education

---

<b>University of Illinois Urbana-Champaign</b> Ph.D. Student in Computer Science	Aug, 2021 - Now
<b>University of California San Diego</b> M.S. in Computer Science, <i>GPA: 3.82/4.00</i>	Sep. 2019 - Mar. 2021
<b>University of Science and Technology of China</b> B.S. in Applied Physics	Sep. 2015 - Jun. 2019

## Research Publication

- 
- Zhiyuan Guo\*, Yizhou Shan\*(co-first author), **Xuhao Luo**, Yutong Huang, Yiyang Zhang, **Clio: A Hardware-Software Co-Designed Disaggregated Memory System** (*Preprint*) In-submission

## Experience

---

<b>University of Illinois Urbana-Champaign</b> <i>Research Assistant, advised by Prof. Tianyin Xu</i>	May. 2021 - Now Urbana, IL
<ul style="list-style-type: none"><li>· Building a framework to implement and reason about fail-slow tolerant distributed systems in an easy and effective way.</li><li>· Implementing a light-weight user-space thread library with cooperative task scheduling using <b>C++ Coroutine</b>.</li><li>· Introducing <b>event</b> abstraction and <b>wait()</b> API for better management of waiting points globally.</li></ul>	
<b>Microsoft Research</b> <i>Research Intern</i>	Jun. 2020 - Sep. 2020 Beijing, China
<ul style="list-style-type: none"><li>· Designed and implemented task scheduling and dispatching system for distributed machine learning using <b>C++</b>.</li><li>· Designed and implemented <b>CUDA</b>-based high-performance inter-GPU communication channel for distributed ML within a large-scale GPU cluster.</li><li>· Multi-GPU collective operation(AllReduce, AllGather, Broadcast) throughput outperforms Nvidia NCCL by at most 18.4% under the same system setting.</li></ul>	
<b>University of California San Diego</b> <i>Research Assistant, advised by Prof. Yiyang Zhang</i>	Sep. 2019 - Dec. 2020 La Jolla, CA
<ul style="list-style-type: none"><li>· Worked on building FPGA-based disaggregated memory system.</li><li>· Designed and implemented a <i>go-back-N</i> based reliable network stack on both FPGA and host Linux server to support high-performance reliable network communication. Using kernel-bypass to achieve high-throughput and low-latency.</li><li>· Designed and implemented an RPC-semantic connectionless network stack to improve scalability, with a delay-based congestion control.</li><li>· Achieved <math>\mu</math>s-level latency and 10Gbps(limited by hardware interface) throughput at rack scale.</li></ul>	
<b>Agora.io</b> <i>Software Engineer Intern</i>	Jul. 2019 - Sep. 2019 Shanghai, China
<ul style="list-style-type: none"><li>· Participated in the development of CapSync, a distributed capability negotiation system for synchronizing media capability info between users, implemented with <b>C++</b> and <b>libevent</b>.</li></ul>	

## Projects

---

<b>Distributed Messaging System</b> <i>Project for CSE223, Distributed System</i>	Apr. 2020 - Jun. 2020
<ul style="list-style-type: none"><li>· Built a distributed messaging system patterned on Kafka using <b>Go</b>. Provided messaging service via <b>Append()</b> and <b>Get()</b> APIs. Implemented <i>Topic</i> and <i>Partition</i> abstraction for replication management with <b>Zookeeper</b>.</li></ul>	
<b>Fault-tolerant Distributed Storage System</b> <i>Project for CSE224, Networked System</i>	Sep. 2019 - Dec. 2019
<ul style="list-style-type: none"><li>· Implemented a cloud-based file storage system patterned on Dropbox. Used multiple servers for duplicated file storage. Achieved consistence and fault-tolerance mechanism using <b>Raft</b> consensus algorithm.</li></ul>	

## Skills

---

<b>Language</b>	C/C++, Python, Go, Rust, Haskell, OpenCL, Verilog
<b>Tools/Framework</b>	TensorFlow, Docker, Zookeeper, LLVM, Google Test