

SDM LECTURE #07.

Date: 20/09/22

2 byte IN address
2 byte OUT address

(A) \leftarrow 8 bit (address).

IN 11011011 \rightarrow opcode.
OUT 11010011


* Instruction Cycle:

Groups of instruction set:

- ① Data transfer Instruction: It consists of instructions that allow the data movement b/w the registers.
- ② Logical Instruction Groups: These instructions perform logical operations such as AND, OR, Ex-OR, Complement, ROTATE.
- ③ Branching Instruction Group:
These instruction causes a change in the sequence of execution of instructions. This includes Conditional & unconditional jump instruction, subroutine call & return instructions.
- ④ Stack & Machine Control group:
These instruction relate with stack & internal control flags.
- ⑤ Arithmetic Instruction Group: ADD, SUB, increment, Decrement of data in the register of the system can be performed by the instructions of this group.

Date: 20/09/22

Branching Instruction Group:




★ **JMP** address₁₆

★ Memory address is 16-bit.
 → Program counter lower.

(PC_L) ← (Byte 2)


(PC_H) ← (Byte 3)



MC = 3 (OF, MR, MR).

4 3 3 → 10 states

T status = 10



Date: _____

* PCHL \rightarrow 11101001

(PCL) \leftarrow (L)

(PCH) \leftarrow (H)


Machine cycle : 1 (OF)

T states : 6.

Flag 8085A consist of 74 instructions.
Conditional Jump Instruction

Condition address₁₆ → 1 byte
(PC_L) ← byte 2.
(PC_H) ← byte 3.

total 3 bytes	00A0	11CCC010
	00A1	CD
	00A2	AB
	00A3	



★ Jcondition → binary's 11CCC010 (Machine Code)
CCC = 000/111 (binary only). $2^3 = 8$ combinations

8 Instructions (conditions):

1- JNZ address₁₆ (Jump if NOT ZERO Z=0).

11000010

2- JZ address₁₆ (Jump if zero Z=1).

11001010

3- JNC address₁₆ (Jump if Not Carry, CY=0)

11010010

4- JC address₁₆ (Jump if Carry, CY=1)

11011010

5- JPO address₁₆ (Jump if parity odd, P=0)

11100010

6- JPE address₁₆ (Jump if parity Even, P=1)

11101010

7- JP address₁₆ (Jump if positive S=0)

11110010

8- Jm address₁₆ (Jump if minus S=1)

11111010

Date: 27/09/22

J Condition address₁₆

JMP

3 cycles.

OF MR MR

only if the condition is true. 3 machine cycle runs.

if condition is false

10-T states.

JNZ OF MR

Z=1 T₂ 00A1 T₂ 00A3 (PC+2)

2 machine cycles used if condition is false and 7 T-states.


* CALL address₁₆

Subroutine, procedure, Method, Module, Function.


Stack in low level language is used to store PC, when call or any other Subroutine is called.

Machine Code = 11001101

Stack pointer register → 16 bit, points to top of stack
Counter register → 16 bit



Subroutine will start -
Date: _____



CALL instruction \rightarrow 5 machine cycles
18 T-states.

* RET (return)

Machine code \rightarrow 11001001

(PCL) \leftarrow (SP)
(PCH) \leftarrow (SP+1)


memory to processor.
SP \leftarrow (SP) + 2

RET instruction \rightarrow 3 m. cycles,
10 T-states

3 \Rightarrow OP MR MR

TRANSFER OF CONTROL / BRANCHING INSTRUCTION GROUP

11000011



GPRs

- MACRO → Pastes the codes, Program get lengthy
- JMP → need different addresses for Jump.
- CALL → Transfers the control of program.

ccc

NZ 000
Z 001
NC 010
C 011
PO 100
PE 101
P 110
M 111

* Characteristics of 8085A Data transfer Instruction Group

- These instructions perform data transfer b/w registers.
- One of the register can be in microprocessor, I/O or memory.
- Each data transfer instructions must identify the source & destination register either explicitly or implicitly.
- Identification of one or both of the registers may be implied or explicit by the instruction machine mnemonic.
- Data transfer involves copying the content of source register into the destination i.e. the content of the source register remains unchanged.
- Internal registers involved are usually implied, whereas external register if involved are usually explicitly referred by their address that is part of instruction.

* Addressing Modes/

① Memory Reference Instruction: uses various addressing modes to ~~simplify~~ identify registers involved in data transfer.

① Direct Addressing Mode:

Instruction contain the address of external registers involved with it.

- Direct ^{addressing} instruction are of 3 bytes size.

Load Accumulator (LDA Address) 0011010

(A) ← ((byte 3) (byte 2)) 4, 13

- Store Accumulator (STA address) 0011010

(byte 3) (byte 2) ← (A) 4, 13.


• Load H & L Direct (LHLD Address)
 $(L) \leftarrow (\text{byte 3}) (\text{byte 2}), (H) \leftarrow (\text{byte 3}) (\text{byte 2})$

00101010

• Store H & L Direct (SHLD address)

 $(\text{byte 3}) (\text{byte 2}) \leftarrow (HL)$
 $(\text{byte 3}) (\text{byte 2}) + 1 \leftarrow (H) \quad 00100010$

Effective Address (EA): ~~Address~~ whose address. Address that points to data



(2) Register Indirect Addressing Mode:

- Address contained in instruction specifies a register (register pair) that contains a address (Effective Address). Instead of data or ~~direct~~ direct address itself in instruction.

• In Microcomputer Register Indirect (pointer or implied) addressing the register pair that contain the actual address of the operand in an internal register

• internal register used as pointer is implied by the instruction. (thus a particular internal register is a pointer register for a particular instruction.).

• In many 8085 A register indirect addressing instruction the H&L register pair is used as pointer

MOV from Memory. Implicitly :: SSS = Source
 $(R) \leftarrow (H)(L)$:: DDD = Destination
 01 DDD 110
 MOV A, M
 OF, MR
 7-TSUKA MIGHTY PAPER PRODUCT

Date: don't use.

MOV to Memory

MOV M₀, A.

(H) (L) ← A. 01110 555

* 110
A 111

Load Accumulator Indirect

LDA x sp

(A) ← (sp) 00RP1010

RP

00 BC

01 DE

10 HL

11 SP

Store Accumulator Indirect

~~STAX sp~~ STAX sp 00RP0010

(sp) ← (A)

Immediate Addressing Mode:

The data to be transferred is part of instruction. Second byte (2nd & 3rd Byte, in case of 16 bit data) of instruction is the data to be transferred.

* Move Immediate: $MVI R_n, data$ ($R_n \leftarrow$ Byte 2)
00 000 110 2 (OF, MR) / 7-T states

* Load Register Pair Immediate: $LXI rp, data_{16}$
($rl \leftarrow$ Byte 2)
($rh \leftarrow$ Byte 3).

00 R P 0001 3, (OF, MR, MR) / 10-T states.

* Move to Memory Immediate: $MUI M, data_8$
(H) (L) \leftarrow Byte 2.
00 110 11 3 (OF, MR, MW)

* Move Register:

$MOV R_1, R_2$ ($R_1 \leftarrow R_2$) 01 000 000.
1 (OF) / 4-T states

* Exchange H & L with D & E: $XCHG$
($L \leftrightarrow E$)
($H \leftrightarrow D$)

11 101 011

LOGICAL OPERATIONS:

- In all logic instructions one operand is in Accumulator (except those operating on carry flag).
- In operations requiring two operands, second operand may be contained in instruction, internal register, external register.

Date: 18/10/22

- NDT :
- ① Complement Accumulator: CMA $(A) \leftarrow (\bar{A})$
00101111, 1 (OF) / 4-Tstates, flag: none.
 - ② Complement Carry: CMC $(CY) \leftarrow (\bar{CY})$ flag: CY
00111111

Set Carry:

$(CY) \leftarrow 1$ STC 00110111 flag: CY 1(OF)/4

AND:

- ① AND Immediate: ANI data
 $(A) \leftarrow (A) \wedge \text{Byte 2 } 11100110$
cycle: 2 (OF, MR).
- ② AND Register: ANA r
 $(A) \leftarrow (A) \wedge (r)$ 10100sss
cycle: 1 (OF)
- ③ AND memory: ANA M.
 $(A) \leftarrow (A) \wedge (H)(L)$ 10100110
cycle: 2 (OF, MR) / 7-Tstates.

||

AC is set

In the above instructions: CY is cleared \uparrow Z, S, P are set or cleared ^{depending} on the result left in Accumulator.
~~in the above instructions~~
Both AC are cleared.

OR

- ① OR Immediate: ORI data
 $(A) \leftarrow A \vee \text{Byte 2 } 11110110$
cycles 2 (OF, MR).
- ② OR Register: ORA r
 $(A) \leftarrow (A) \vee (r)$ 10110sss
- ③ OR memory: ORAM
 $(A) \leftarrow (A) \vee (H)(L)$ 10110110
cycle: 2 (OF, MR) / 7.

CY, Z, AC is ~~not~~ cleared. Z, S, P are set or cleared depending on the result.

MIGHTY PAPER PRODUCT

XOR : ① XOR Immediate

XRI data (A) $\leftarrow A \oplus \text{Byte 2}$

Cycle: 2 (OF, MR)

② XOR Register

XRAY (A) $\leftarrow (A) \oplus (r)$ 10101111

③ XOR Memory

XRAM (A) $\leftarrow (A) \oplus ((CH)(L))$ 10101110

Cycle 2 (OF, MR) / 7.

In the above instruction :

CY, AC are cleared

Z, S, P are set or cleared depending on the result left in Accumulator.

④ COMPARE MEMORY:

CMP M (A) $\leftarrow ((CH)(L))$ 10111110

(A) $\leftarrow A - ((CH)(L))$


Z = 1 if (A) = (H)(L)

CY = 1 if A < (H)(L)


pg 9 pf

RRC (Rotate Right) pg 10

Set as result in Accumulator is unchanged



RAR (Rotate Right through Carry)



PROGRAM ASSEMBLY & TESTING

Date: 25/10/2022

Assembler:

- 1- Microprocessor Instruction ^(fake)
- 2- Assembler Directives / Pseudo Instruction
- 3- Comments.

"." all instructions starting with dot are Assembler Directives.

Fields in Assembly Language:

- 1) Label (Optional) label_name:
- 2) Operation Code
- 3) Operand field
- 4) Comments (optional)


① label_name: opcode <spaces> operand 1, operand 2, ...
operand n; Comments

Assembler Directives:

1) The Origin: ORG <expression>₁₆

ORG 1000

STA ABCD



2) END

3) SET & EQU

A SET 10^{value}

Symbol_name (label name has a colon, symbol name doesn't have a colon)

Symbol-name EQU ID
 We cannot change value ^{once it is assigned} but using Equals, value using SET can be change.


4) Define Storage: DS \Rightarrow ?
 optional-label: DS

when a program is assembled a symbol table is made

Temp: DS 4

5) Define Byte: DB

Label: DB 6, 12, 18, 24, 48, ...



6) Define Word: DW


Label: DW list

Address-1: DW ABCD, 101F, 00AB

Symbol table

Address-1 = memory Address (ABCD)

Address-1 + 1 (will point to 101F)



Conditional Assembler Directives:

Compile time:

IF expression

ENDIF

Date: _____
Local Pseudo Directives → used in MACRO

Local Label-name.

used in MACRO as, everytime MACRO is called the directive is called.

Local MAT DS 10

MAT 0001

MAT 0002

MAT 0003

MAT 0004

using local gives a unique address in symbol table.
without local only the last address will be stored.

Two Pass Assembly:

LC (Location Counter)

1000
16 bits

Symbol/Label	Memory Address
START	1000H
L1	1003
Temp1	1004
Temp2	1008

Symbol Table

Opcode Table


Mnemonics	Machine Code	Description Word
LDA		3.
Mov R ₁ , R ₂		

Label Opcode Operand Comments

JMP address

CALL

JMP Symbol/Label



Location Counter is also reset to zero, but the problem is that zero is read only memory, so we need to give it a different address.

ORG → updates location counter.

ORG 1000H

START: LDA ABCD

as instruction is 3 bytes the LC will be updated by 3 bytes

1003

Location Counter (LC)

MIGHTY PAPER PRODUCT

ORG 1000H

START: LDA ABCD

L1: MOV B, A

As mov instruction is 1 byte LC
will increment by one

1004

LC

ORG 1000H

START: LDA ABCD

L1: MOV B, A

Temp 1: DS 4

1008

LC

ORG 1000H

START: LDA ABCD

L1: MOV B, A

Temp 1: DS 4

Temp 2: DB 2, 4, 8, 6

STA 158B

JMP START

END

100C

LC

1000	
1001	
1002	CD
1003	AB
1004	
1005	
1006	
1007	
1008	2
1009	4
100A	8
100B	6
100C	

→ load register
Pair immediate

Stack & Subroutine:

LXI SP, 1000H

SPHL

PUSH SP

POP SP

RL ← SP

RH ← SP + 1

SP ← (SP) + 2

(SP) ← (SP) + 2 →

0000

1000H

RL

RH

Handout (The Stack & Subroutines)

Exchange H & L with D & E : XCHG

Q.

POP H → means H mai pop karwana.