Single Cycle Processor Design

Computer Architecture


Presentation Outline

- Designing a Processor: Step-by-Step
- Datapath Components and Clocking
- Assembling an Adequate Datapath
- Controlling the Execution of Instructions
- The Main Controller and ALU Controller
- Drawback of the single-cycle processor design

The Performance Perspective

- * Recall, performance is determined by:
 - ♦ Instruction count

 - ♦ Clock cycle time



- Processor design will affect
 - ♦ Clock cycles per instruction
 - ♦ Clock cycle time
- Single cycle datapath and control design:
 - ♦ Advantage: One clock cycle per instruction
 - ♦ Disadvantage: long cycle time

Designing a Processor: Step-by-Step

- Analyze instruction set => datapath requirements
 - ♦ The meaning of each instruction is given by the register transfers
 - ♦ Datapath must include storage elements for ISA registers
 - ♦ Datapath must support each register transfer
- Select datapath components and clocking methodology
- Assemble datapath meeting the requirements
- Analyze implementation of each instruction
 - ♦ Determine the setting of control signals for register transfer
- Assemble the control logic

Review of MIPS Instruction Formats

- All instructions are 32-bit wide
- Three instruction formats: R-type, I-type, and J-type

Op ⁶	Rs ⁵	Rt⁵	Rd⁵	funct ⁶					
Op ⁶	Rs ⁵	Rt⁵	immediate ¹⁶						
Op ⁶	immediate ²⁶								

- ♦ Op⁶: 6-bit opcode of the instruction
- ♦ Rs⁵, Rt⁵, Rd⁵: 5-bit source and destination register numbers

MIPS Subset of Instructions

- Only a subset of the MIPS instructions are considered
 - ♦ ALU instructions (R-type): add, sub, and, or, xor, slt
 - ♦ Immediate instructions (I-type): addi, slti, andi, ori, xori

 - ♦ Branch (I-type): beq, bne
 - → Jump (J-type): j
- This subset does not include all the integer instructions
- But sufficient to illustrate design of datapath and control
- Concepts used to implement the MIPS subset are used to construct a broad spectrum of computers

Details of the MIPS Subset

Instruction		Meaning	Format					
add	rd, rs, rt	addition	$op^6 = 0$	rs ⁵	rt ⁵	rd⁵	0	0x20
sub	rd, rs, rt	subtraction	$op^6 = 0$	rs ⁵	rt ⁵	rd ⁵	0	0x22
and	rd, rs, rt	bitwise and	$op^6 = 0$	rs ⁵	rt ⁵	rd ⁵	0	0x24
or	rd, rs, rt	bitwise or	$op^6 = 0$	rs ⁵	rt ⁵	rd ⁵	0	0x25
xor	rd, rs, rt	exclusive or	$op^6 = 0$	rs ⁵	rt ⁵	rd ⁵	0	0x26
slt	rd, rs, rt	set on less than	$op^6 = 0$	rs ⁵	rt ⁵	rd ⁵	0	0x2a
addi	rt, rs, im ¹⁶	add immediate	80x0	rs ⁵	rt ⁵	im ¹⁶		
slti	rt, rs, im ¹⁶	slt immediate	0x0a	rs ⁵	rt ⁵ im ¹⁶			
andi	rt, rs, im ¹⁶	and immediate	0x0c	rs ⁵	rt ⁵	im ¹⁶		
ori	rt, rs, im ¹⁶	or immediate	0x0d	rs ⁵	rt ⁵	im ¹⁶		
xori	rt, im ¹⁶	xor immediate	0x0e	rs ⁵	rt ⁵	im ¹⁶		
lw	rt, im ¹⁶ (rs)	load word	0x23	rs ⁵	rt ⁵	im ¹⁶		
SW	rt, im ¹⁶ (rs)	store word	0x2b	rs ⁵	rt ⁵	im ¹⁶		
beq	rs, rt, im ¹⁶	branch if equal	0x04	rs ⁵	rt ⁵	im ¹⁶		
bne	rs, rt, im ¹⁶	branch not equal	0x05	rs ⁵	rt ⁵	im ¹⁶		
j	im ²⁶	jump	0x02	im ²⁶				

Register Transfer Level (RTL)

- * RTL is a description of data flow between registers
- RTL gives a meaning to the instructions
- All instructions are fetched from memory at address PC

Instruction RTL Description

```
PC \leftarrow PC + 4
ADD
                 Reg(Rd) \leftarrow Reg(Rs) + Reg(Rt);
                                                                        PC \leftarrow PC + 4
SUB
                 Reg(Rd) \leftarrow Reg(Rs) - Reg(Rt);
ORI
                                                                        PC \leftarrow PC + 4
                 Reg(Rt) \leftarrow Reg(Rs) \mid zero\_ext(Im16);
                 Reg(Rt) \leftarrow MEM[Reg(Rs) + sign_ext(Im16)]; PC \leftarrow PC + 4
LW
                                                                       PC ← PC + 4
SW
                 MEM[Reg(Rs) + sign_ext(Im16)] \leftarrow Reg(Rt);
                 if (Reg(Rs) == Reg(Rt))
BEQ
                       PC \leftarrow PC + 4 + 4 \times sign\_extend(Im16)
                 else PC \leftarrow PC + 4
```

Instructions are Executed in Steps

♣ R-type Fetch instruction: Instruction ← MEM[PC]

Fetch operands: $data1 \leftarrow Reg(Rs)$, $data2 \leftarrow Reg(Rt)$

Execute operation: ALU_result ← func(data1, data2)

Write ALU result: Reg(Rd) ← ALU_result

Next PC address: $PC \leftarrow PC + 4$

❖ I-type Fetch instruction: Instruction ← MEM[PC]

Fetch operands: data1 ← Reg(Rs), data2 ← Extend(imm16)

Execute operation: ALU_result ← op(data1, data2)

Write ALU result: Reg(Rt) ← ALU_result

Next PC address: $PC \leftarrow PC + 4$

❖ BEQ Fetch instruction: Instruction ← MEM[PC]

Fetch operands: $data1 \leftarrow Reg(Rs)$, $data2 \leftarrow Reg(Rt)$

Equality: zero ← subtract(data1, data2)

Branch: if (zero) $PC \leftarrow PC + 4 + 4 \times sign_ext(imm16)$

else $PC \leftarrow PC + 4$

Instruction Execution - cont'd

Fetch base register: base $\leftarrow \text{Reg}(Rs)$

Calculate address: address ← base + sign_extend(imm16)

Read memory: data ← MEM[address]

Write register Rt: Reg(Rt) ← data

Next PC address: $PC \leftarrow PC + 4$

❖ SW Fetch instruction: Instruction ← MEM[PC]

Fetch registers: base $\leftarrow \text{Reg}(Rs)$, data $\leftarrow \text{Reg}(Rt)$

Calculate address: address ← base + sign_extend(imm16)

Write memory: MEM[address] ← data

Next PC address: $PC \leftarrow PC + 4$

concatenation

❖ Jump Fetch instruction: Instruction ← MEM[PC]

Target PC address: target ← PC[31:28] || Imm26 || '00'

Jump: PC ← target

Requirements of the Instruction Set

Memory

- Instruction memory where instructions are stored
- ♦ Data memory where data is stored


Registers

- ♦ 31 × 32-bit general purpose registers, R0 is always zero
- ♦ Read source register Rs
- → Read source register Rt
- ♦ Write destination register Rt or Rd
- Program counter PC register and Adder to increment PC
- Sign and Zero extender for immediate constant
- ALU for executing instructions

Next...


- Designing a Processor: Step-by-Step
- Datapath Components and Clocking
- Assembling an Adequate Datapath
- Controlling the Execution of Instructions
- The Main Controller and ALU Controller
- Drawback of the single-cycle processor design


Basic Implementation of MIPS





Components of the Datapath

- Combinational Elements
 - ♦ ALU, Adder
 - ♦ Immediate extender
 - ♦ Multiplexers
- Storage Elements
 - ♦ Instruction memory
 - ♦ Data memory
 - ♦ PC register
 - ♦ Register file
- Clocking methodology
 - ♦ Timing of writes









zero

ALU result overflow

Register Element

Write

Enable

Data In

Register

Data_Out

n bits

n bits


- Register
 - ♦ Similar to the D-type Flip-Flop
- n-bit input and output
- Write Enable (WE):
 - → Enable / disable writing of register
 - ♦ Negated (0): Data_Out will not change
 - ♦ Asserted (1): Data_Out will become Data_In after clock edge
- Edge triggered Clocking
 - → Register output is modified at clock edge

MIPS Register File


- ❖ Register File consists of 32 × 32-bit registers
 - ♦ BusA and BusB: 32-bit output busses for reading 2 registers
 - ♦ BusW: 32-bit input bus for writing a register when RegWrite is 1
 - → Two registers read and one written in a cycle
- * Registers are selected by:
 - ♦ RA selects register to be read on BusA
 - ♦ RB selects register to be read on BusB
 - ♦ RW selects the register to be written

Clock input

- ♦ The clock input is used ONLY during write operation
- ♦ During read, register file behaves as a combinational logic block
 - RA or RB valid => BusA or BusB valid after access time




Details of the Register File




Tri-State Buffers

- Allow multiple sources to drive a single bus
- ❖ Two Inputs:
 - ♦ Data_in
- Data_in Data_out

- One Output: Data_out
 - ♦ If (Enable) Data_out = Data_in
 else Data_out = High Impedance state (output is disconnected)
- Tri-state buffers can be used to build multiplexors




Building a Multifunction ALU



Instruction and Data Memories


- Instruction memory needs only provide read access
 - Because datapath does not write instructions
 - Behaves as combinational logic for read
 - Address selects Instruction after access time
- Data Memory is used for load and store
 - ♦ MemRead: enables output on Data_out
 - Address selects the word to put on Data_out
 - ♦ MemWrite: enables writing of Data_in
 - Address selects the memory word to be written
 - The Clock synchronizes the write operation
- Separate instruction and data memories





Clocking Methodology


- Clocks are needed in a sequential logic to decide when a state element (register) should be updated
- To ensure correctness, a clocking methodology defines when data can be written and read



- We assume edgetriggered clocking
- All state changes occur on the same clock edge
- Data must be valid and stable before arrival of clock edge
- Edge-triggered clocking allows a register to be read and written during same clock cycle

Determining the Clock Cycle

With edge-triggered clocking, the clock cycle must be long enough to accommodate the path from one register through the combinational logic to another register



- T_{clk-q}: clock to output delay through register
- T_{max_comb}: longest delay through combinational logic
- T_s: setup time that input to a register must be stable before arrival of clock edge
- T_h: hold time that input to a register must hold after arrival of clock edge
- Hold time (T_h) is normally satisfied since T_{clk-q} > T_h

Clock Skew

- Clock skew arises because the clock signal uses different paths with slightly different delays to reach state elements
- Clock skew is the difference in absolute time between when two storage elements see a clock edge
- With a clock skew, the clock cycle time is increased

$$T_{cycle} \ge T_{clk-q} + T_{max_combinational} + T_{setup} + T_{skew}$$

Clock skew is reduced by balancing the clock delays

Next...

- Designing a Processor: Step-by-Step
- Datapath Components and Clocking
- Assembling an Adequate Datapath
- Controlling the Execution of Instructions
- The Main Controller and ALU Controller
- Drawback of the single-cycle processor design

Instruction Fetching Datapath

- We can now assemble the datapath from its components
- ❖ For instruction fetching, we need ...
 - → Program Counter (PC) register
 - ♦ Instruction Memory
 - ♦ Adder for incrementing PC


The least significant 2 bits of the PC are '00' since PC is a multiple of 4

Instruction Address
Instruction Memory


The least significant 2 bits of the PC are '00' since PC is a multiple of 4

Datapath does not handle branch or jump instructions

Improved datapath increments upper 30 bits of PC by 1




Datapath for R-type Instructions



Control signals


- ♦ ALUCtrl is derived from the funct field because Op = 0 for R-type
- ♦ RegWrite is used to enable the writing of the ALU result

Datapath for I-type ALU Instructions



- ♦ ALUCtrl is derived from the Op field
- ♦ RegWrite is used to enable the writing of the ALU result
- ♦ ExtOp is used to control the extension of the 16-bit immediate

Combining R-type & I-type Datapaths




A mux selects RW as either Rt or Rd

Another mux selects 2nd ALU input as either data on BusB or the extended immediate


Control signals

- ♦ ALUCtrl is derived from either the Op or the funct field
- ♦ RegWrite enables the writing of the ALU result
- ♦ ExtOp controls the extension of the 16-bit immediate
- RegDst selects the register destination as either Rt or Rd
- ♦ ALUSrc selects the 2nd ALU source as BusB or extended immediate

Controlling ALU Instructions



For R-type ALU instructions, RegDst is '1' to select Rd on RW and ALUSrc is '0' to select BusB as second ALU input. The active part of datapath is shown in green




For I-type ALU
instructions, RegDst is
'0' to select Rt on RW
and ALUSrc is '1' to
select Extended
immediate as second
ALU input. The active
part of datapath is
shown in green

Details of the Extender


- Two types of extensions

 - ♦ Sign-extension for signed constants
- Control signal ExtOp indicates type of extension
- Extender Implementation: wiring and one AND gate



Adding Data Memory to Datapath

A data memory is added for load and store instructions



ALU calculates data memory address


- Additional Control signals
 - MemRead for load instructions
 - ♦ MemWrite for store instructions

A 3rd mux selects data on BusW as either ALU result or memory data out

BusB is connected to Data_in of Data Memory for store instructions

MemtoReg selects data on BusW as ALU result or Memory Data_out

Controlling the Execution of Load



RegDst = '0' selects Rt as destination register

RegWrite = '1' to enable writing of register file

ExtOp = 1 to sign-extend Immmediate16 to 32 bits

ALUSrc = '1' selects extended immediate as second ALU input


ALUCtrl = 'ADD' to calculate data memory address as Reg(Rs) + sign-extend(Imm16)

MemRead = '1' to read data memory

MemtoReg = '1' places the data read from memory on BusW

Clock edge updates PC and Register Rt

Controlling the Execution of Store



RegDst = 'X' because no register is written

RegWrite = '0' to disable writing of register file

ExtOp = 1 to sign-extend Immmediate16 to 32 bits

ALUSrc = '1' selects extended immediate as second ALU input


ALUCtrl = 'ADD' to calculate data memory address as Reg(Rs) + sign-extend(Imm16)

MemWrite = '1' to write data memory

MemtoReg = 'X' because don't care what data is put on BusW

Clock edge updates PC and Data Memory

Adding Jump and Branch to Datapath




Additional Control Signals

- → J, Beq, Bne for jump and branch instructions
- → Zero flag of the ALU is examined
- ♦ PCSrc = 1 for jump & taken branch

Next PC logic

computes jump or branch target instruction address

Controlling the Execution of Jump



J = 1 to control jump.

Next PC outputs Jump


Target Address

MemRead, MemWrite, and RegWrite are 0

We don't care about RegDst, ExtOp, ALUSrc, ALUCtrl, and MemtoReg

Clock edge updates PC register only

Controlling the Execution of Branch



depending on opcode

ALUSrc = 0 to select value on BusB

ALUCtrl = SUB togenerate Zero Flag Next PC outputs branch target address PCSrc = 1 if branch is taken


RegWrite, MemRead, and MemWrite are 0

Clock edge updates PC register only

Next ...

- Designing a Processor: Step-by-Step
- Datapath Components and Clocking
- Assembling an Adequate Datapath
- Controlling the Execution of Instructions
- The Main Controller and ALU Controller
- Drawback of the single-cycle processor design

Main Control and ALU Control



Main Control Input:

♦ 6-bit opcode field from instruction

Main Control Output:


♦ 10 control signals for the Datapath

ALU Control Input:

- ♦ 6-bit opcode field from instruction
- ♦ 6-bit function field from instruction

ALU Control Output:

Single-Cycle Datapath + Control



Main Control Signals

Signal	Effect when '0'	Effect when '1'		
RegDst	Destination register = Rt	Destination register = Rd		
RegWrite	None	Destination register is written with the data value on BusW		
ExtOp	16-bit immediate is zero-extended	16-bit immediate is sign-extended		
ALUSrc	Second ALU operand comes from the second register file output (BusB)	Second ALU operand comes from the extended 16-bit immediate		
MemRead	None	Data memory is read Data_out ← Memory[address]		
MemWrite	None	Data memory is written Memory[address] ← Data_in		
MemtoReg	BusW = ALU result	BusW = Data_out from Memory		
Beq, Bne	PC ← PC + 4	PC ← Branch target address If branch is taken		
J	PC ← PC + 4	PC ← Jump target address		

Main Control Signal Values

Ор	Reg Dst	Reg Write	Ext Op	ALU Src	Beq	Bne	J	Mem Read	Mem Write	Mem toReg
R-type	1 = Rd	1	х	0=BusB	0	0	0	0	0	0
addi	0 = Rt	1	1=sign	1=lmm	0	0	0	0	0	0
slti	0 = Rt	1	1=sign	1=lmm	0	0	0	0	0	0
andi	0 = Rt	1	0=zero	1=lmm	0	0	0	0	0	0
ori	0 = Rt	1	0=zero	1=lmm	0	0	0	0	0	0
xori	0 = Rt	1	0=zero	1=lmm	0	0	0	0	0	0
lw	0 = Rt	1	1=sign	1=lmm	0	0	0	1	0	1
sw	Х	0	1=sign	1=lmm	0	0	0	0	1	Х
beq	Х	0	Х	0=BusB	1	0	0	0	0	Х
bne	Х	0	Х	0=BusB	0	1	0	0	0	Х
j	Х	0	Х	Х	0	0	1	0	0	Х

^{*} X is a don't care (can be 0 or 1), used to minimize logic

Logic Equations for Control Signals

RegDst = R-type

RegWrite = (sw + beq + bne + j)


ExtOp = (andi + ori + xori)

ALUSrc = (R-type + beq + bne)

MemRead = Iw

MemtoReg = Iw

MemWrite = sw



ALU Control Truth Table

Inp	out	Output	4-bit	
Op ⁶	funct ⁶	ALUCtrl	Encoding	
R-type	add	ADD	0000	
R-type	sub	SUB	0010	
R-type	and	AND	0100	
R-type	or	OR	0101	
R-type	xor	XOR	0110	
R-type	slt	SLT	1010	
addi	Х	ADD	0000	
slti	Х	SLT	1010	
andi	Х	AND	0100	
ori	Х	OR	0101	
xori	Х	XOR	0110	
lw	Х	ADD	0000	
SW	Х	ADD	0000	
beq	Х	SUB	0010	
bne	Х	SUB	0010	
j	Х	Х	Х	

The 4-bit ALUCtrl is encoded according to the ALU implementation

Other ALU control encodings are also possible. The idea is to choose a binary encoding that will simplify the logic


Next...

- Designing a Processor: Step-by-Step
- Datapath Components and Clocking
- Assembling an Adequate Datapath
- Controlling the Execution of Instructions
- The Main Controller and ALU Controller
- Drawback of the single-cycle processor design


Drawbacks of Single Cycle Processor

Long cycle time

♦ All instructions take as much time as the slowest instruction



Timing of a Load Instruction



Worst Case Timing - Cont'd

- Long cycle time: long enough for Slowest instruction PC Clk-to-Q delay
 - + Instruction Memory Access Time
 - + Maximum of (

Register File Access Time,

Delay through control logic + extender + ALU mux)

- + ALU to Perform a 32-bit Add
- + Data Memory Access Time
- + Delay through MemtoReg Mux
- + Setup Time for Register File Write + Clock Skew
- Cycle time is longer than needed for other instructions
 - ♦ Therefore, single cycle processor design is not used in practice

Alternative: Multicycle Implementation

- Break instruction execution into five steps
 - ♦ Instruction fetch
 - ♦ Instruction decode, register read, target address for jump/branch
 - ♦ Execution, memory address calculation, or branch outcome
 - ♦ Memory access or ALU instruction completion
- One clock cycle per step (clock cycle is reduced)
 - → First 2 steps are the same for all instructions

Instruction	# cycles	# cycles Instruction	
ALU & Store	4	Branch	3
Load	5	Jump	2

Performance Example

- Assume the following operation times for components:
 - ♦ Instruction and data memories: 200 ps
 - ♦ ALU and adders: 180 ps
 - ♦ Decode and Register file access (read or write): 150 ps
 - ♦ Ignore the delays in PC, mux, extender, and wires
- Which of the following would be faster and by how much?
 - ♦ Single-cycle implementation for all instructions
 - Multicycle implementation optimized for every class of instructions
- Assume the following instruction mix:
 - ♦ 40% ALU, 20% Loads, 10% stores, 20% branches, & 10% jumps

Solution

Instruction Class	Instruction Memory	Register Read	ALU Operation	Data Memory	Register Write	Total
ALU	200	150	180		150	680 ps
Load	200	150	180	200	150	880 ps
Store	200	150	180	200		730 ps
Branch	200	150	180 ←	Compare a	nd write PO	C 530 ps
Jump	200	150 ←	Decode	and write PC		350 ps

- For fixed single-cycle implementation:
 - ♦ Clock cycle = 880 ps determined by longest delay (load instruction)
- For multi-cycle implementation:
 - ♦ Clock cycle = max (200, 150, 180) = 200 ps (maximum delay at any step)
 - \Rightarrow Average CPI = 0.4×4 + 0.2×5 + 0.1×4+ 0.2×3 + 0.1×2 = 3.8
- \Rightarrow Speedup = 880 ps / (3.8 × 200 ps) = 880 / 760 = 1.16

Summary

5 steps to design a processor

- ♦ Analyze instruction set => datapath requirements
- Select datapath components & establish clocking methodology
- Assemble datapath meeting the requirements
- ♦ Analyze implementation of each instruction to determine control signals
- ♦ Assemble the control logic

MIPS makes Control easier

- ♦ Instructions are of same size
- ♦ Source registers always in same place
- ♦ Immediates are of same size and same location
- ♦ Operations are always on registers/immediates
- ❖ Single cycle datapath => CPI=1, but Long Clock Cycle