

Recap

After Mid

9/5/22

ch-1 \Rightarrow Theory + math: 8 idea, Performance, cost (time, memory, power), CPE,

ch-2 \Rightarrow Instruction, ISA (MIPS ²⁰ 32, x86 ¹⁷², ARM ¹⁸²), R-type, I-type, J-type

ch-3 \Rightarrow Binary, Add, Subtract, Multi, Div.

High level language

↓ compiler

Machine language

Assignment (H.W.): next week submission.

① Instruction format (MIPS ²⁰, x86 ¹⁷², ARM ¹⁸²)

\Rightarrow 68 Instruction so short summary, similarity, advantage, disadvantage (comparative study)

(Chapter 2 & Appendix A & B)

② Floating point \Rightarrow add, sub, multi, Div so short summary

Q. new ISA design so? us? kiti kitar (ISA) kitar kito?

Ans: \Rightarrow 20 Instruction so 90

\Rightarrow op code (ISA type)

\Rightarrow operand so us? kiti register number

\Rightarrow register so size

\Rightarrow Instruction format

Processor

SW

code

↓ compiler


↓ 15A

Machine ~~Language~~ code

Bell Communication Research →
invented: transistor (1947)

IC = Integrated Circuit


* npr / prp never not, and, or gate info:



0 - no electricity flow
1 - Yes

switch



The diagram shows a rectangular box labeled 'switch' with an arrow pointing into it from the left. A line extends from the right side of the switch box, connecting to a circuit. The circuit consists of two light bulbs, each represented by a circle with a smaller circle inside. The bulbs are connected in a loop, with wires extending from their terminals. The entire circuit is drawn on a piece of paper with a horizontal line at the top.




Prp: extra electron 2nd, 2nd 3rd 4th 5th 6th 7th

n-type: 25 electron 2mm, 25 hole 2mm.


Not^o-



Not gate 1st transistor intro.




AND:-



AND gate 2 or transistor or series connection

OR:-



OR gate 2 or transistor or parallel connection.

14/5/22

→ Transistor

→ Not


→ AND

→ OR

→ NOR

ISA → 0011

011 → execute



- load/store

- Arithmetic

- logical


- unconditional jump

- memory



A	B
0	0
0	1
1	0
1	1

Selector:

1 bit selector
S = 1, 0





Adder:




A	B	R	C ₀
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

A	B	C _i	R	C ₀
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




Binvent




overflow

ALU :-





ALU Symbol



$+\rightarrow A, B = 0$
 $-\rightarrow A = 0, B = 1$

ALU:



AND
 OR
 NOT
 NOR
 NAND
 XOR
 Add
 Subtract
 Equal
 Less


$A == B$

$A - B$

ALB




$A - B \leq 0$

1 Bit ALU




Q. Design ALU (1 bit, 32 bit)




Memory:



latch (set, reset latch, and, or latch)



Gated latch (1 bit memory)



Registers


Write ENABLE

$D_0, D_1, D_2 - D_3$
Data

Q. Register design કરો કે ?


Make UP
Exam

19/5/22
11 AM



(W.E = 1 store write for 2m)

4 bit memory:




Req ->

1 bit memory
flip/flop/
s-latch/
gated latch
etc.


Multiplexor

Gated latch + transistor:



col. Add

	0	1	2	3	4
0					
1					
2					
3					
4					



memory: simple latch 2N 1 bit data store 2m



row & col address 2m 2n, or select 2m

multiplexor

Read -> WE = 1 store 2m, read -> RE = 1 store

same read & write -> w


ALU
MEMORY



0-100 Ins. execute step: (100 Instruction execute step 500 steps follow step)

- Inst. Fetch
- Inst. Decode
- Execute
- Memory Access
- Write Back






Control Unit



Ch-4

Single cycle Architecture

(100x50)



Pipeline

(50 + 99 x 10)

Pipeline



Next week -
Online cls

* Add & Sub on pipelining:

* add \$S0, \$t0, \$t1

* sub \$t2, \$S0, \$t3

5 or stage:



→ Overclock: max capacity
→ Underclock: idle

* Pipelining → pb → Hazard: 1) Structural Hazard
(circles are break time)

Solution: Bubble/
Forwarding

2) Data Hazard: error for var.
full fill with,

3) Control Hazard: it-else
→ if 1
↑ [Ins 2
[Ins 3
↑ [Ins 4
[Ins 5

Solution: common case 1st or
branch prediction