Pipelined Processor Design

Computer Architecture

Presentation Outline

- Pipelining versus Serial Execution
- Pipelined Datapath and Control
- Pipeline Hazards
- Data Hazards and Forwarding
- Load Delay, Hazard Detection, and Stall
- Control Hazards
- Delayed Branch and Dynamic Branch Prediction


Pipelining Example

- Laundry Example: Three Stages
- 1. Wash dirty load of clothes
- 2. Dry wet clothes
- 3. Fold and put clothes into drawers
- Each stage takes 30 minutes to complete
- * Four loads of clothes to wash, dry, and fold











Sequential Laundry



- Sequential laundry takes 6 hours for 4 loads
- Intuitively, we can use pipelining to speed up laundry

Pipelined Laundry: Start Load ASAP




- Pipelined laundry takes3 hours for 4 loads
- Speedup factor is 2 for 4 loads
- Time to wash, dry, and fold one load is still the same (90 minutes)

Serial Execution versus Pipelining

- Consider a task that can be divided into k subtasks
 - ♦ The k subtasks are executed on k different stages

 - \diamond The total execution time of the task is k time units
- Pipelining is to overlap the execution
 - ♦ The k stages work in parallel on k different tasks
 - → Tasks enter/leave pipeline at the rate of one task per time unit



Without Pipelining


One completion every *k* time units

With Pipelining

One completion every 1 time unit

Synchronous Pipeline

- Uses clocked registers between stages
- Upon arrival of a clock edge ...
 - ♦ All registers hold the results of previous stages simultaneously
- The pipeline stages are combinational logic circuits
- It is desirable to have balanced stages
 - ♦ Approximately equal delay in all stages
- Clock period is determined by the maximum stage delay



Pipeline Performance

- \clubsuit Let τ_i = time delay in stage S_i
- **\Display** Clock cycle $\tau = \max(\tau_i)$ is the maximum stage delay
- \Leftrightarrow Clock frequency $f = 1/\tau = 1/\max(\tau_i)$
- \clubsuit A pipeline can process n tasks in k + n 1 cycles
 - \Leftrightarrow *k* cycles are needed to complete the first task
 - \Rightarrow n-1 cycles are needed to complete the remaining n-1 tasks
- ❖ Ideal speedup of a k-stage pipeline over serial execution

$$S_k = \frac{\text{Serial execution in cycles}}{\text{Pipelined execution in cycles}} = \frac{nk}{k+n-1} \qquad S_k \to k \text{ for large } n$$

MIPS Processor Pipeline


- Five stages, one cycle per stage
- 1. IF: Instruction Fetch from instruction memory
- 2. ID: Instruction Decode, register read, and J/Br address
- 3. EX: Execute operation or calculate load/store address
- 4. MEM: Memory access for load and store
- 5. WB: Write Back result to register

Single-Cycle vs Pipelined Performance

- Consider a 5-stage instruction execution in which ...
 - ♦ Instruction fetch = ALU operation = Data memory access = 200 ps
 - → Register read = register write = 150 ps
- What is the clock cycle of the single-cycle processor?
- What is the clock cycle of the pipelined processor?
- What is the speedup factor of pipelined execution?


Solution

Single-Cycle Clock = 200+150+200+200+150 = 900 ps



Single-Cycle versus Pipelined - cont'd

❖ Pipelined clock cycle = max(200, 150) = 200 ps



- CPI for pipelined execution = 1
 - ♦ One instruction completes each cycle (ignoring pipeline fill)
- ❖ Speedup of pipelined execution = 900 ps / 200 ps = 4.5
 - ♦ Instruction count and CPI are equal in both cases
- Speedup factor is less than 5 (number of pipeline stage)
 - ♦ Because the pipeline stages are not balanced

Pipeline Performance Summary

- Pipelining doesn't improve latency of a single instruction
- However, it improves throughput of entire workload
 - ♦ Instructions are initiated and completed at a higher rate
- ❖ In a *k*-stage pipeline, *k* instructions operate in parallel
 - Overlapped execution using multiple hardware resources
 - ♦ Potential speedup = number of pipeline stages k
 - Unbalanced lengths of pipeline stages reduces speedup
- ❖ Pipeline rate is limited by slowest pipeline stage
- Unbalanced lengths of pipeline stages reduces speedup
- ❖ Also, time to fill and drain pipeline reduces speedup


Next ...

- Pipelining versus Serial Execution
- Pipelined Datapath and Control
- Pipeline Hazards
- Data Hazards and Forwarding
- Load Delay, Hazard Detection, and Stall
- Control Hazards
- Delayed Branch and Dynamic Branch Prediction

Single-Cycle Datapath


- Shown below is the single-cycle datapath
- How to pipeline this single-cycle datapath?

Answer: Introduce pipeline register at end of each stage




Pipelined Datapath

- Pipeline registers are shown in green, including the PC
- Same clock edge updates all pipeline registers, register file, and data memory (for store instruction)




Problem with Register Destination

- Is there a problem with the register destination address?
 - ♦ Instruction in the ID stage different from the one in the WB stage
 - Instruction in the WB stage is not writing to its destination register but to the destination of a different instruction in the ID stage




Pipelining the Destination Register

- Destination Register number should be pipelined
 - Destination register number is passed from ID to WB stage
 - → The WB stage writes back data knowing the destination register.




Graphically Representing Pipelines

- Multiple instruction execution over multiple clock cycles
 - ♦ Instructions are listed in execution order from top to bottom
 - Clock cycles move from left to right
 - ♦ Figure shows the use of resources at each stage and each cycle.




Instruction-Time Diagram

- Instruction-Time Diagram shows:
 - Which instruction occupying what stage at each clock cycle
- Instruction flow is pipelined over the 5 stages




Control Signals



Same control signals used in the single-cycle datapath

Pipelined Control



Pipelined Control - Cont'd

- ❖ ID stage generates all the control signals
- Pipeline the control signals as the instruction moves
 - ♦ Extend the pipeline registers to include the control signals.
- Each stage uses some of the control signals
 - ♦ Instruction Decode and Register Read
 - Control signals are generated
 - RegDst is used in this stage
 - - Next PC uses J, Beq, Bne, and zero signals for branch control
 - ♦ Memory Stage => MemRead, MemWrite, and MemtoReg
 - ♦ Write Back Stage => RegWrite is used in this stage

Control Signals Summary

On	Decode Stage		Execute Stage Control Signals						Memory Stage Control Signals		
Op	RegDst	ALUSrc	ExtOp	J	Beq	Bne	ALUCtrl	MemRd	MemWr	MemReg	RegWrite
R-Type	1=Rd	0=Reg	х	0	0	0	func	0	0	0	1
addi	0=Rt	1=lmm	1=sign	0	0	0	ADD	0	0	0	1
slti	0=Rt	1=lmm	1=sign	0	0	0	SLT	0	0	0	1
andi	0=Rt	1=lmm	0=zero	0	0	0	AND	0	0	0	1
ori	0=Rt	1=lmm	0=zero	0	0	0	OR	0	0	0	1
lw	0=Rt	1=lmm	1=sign	0	0	0	ADD	1	0	1	1
SW	Х	1=lmm	1=sign	0	0	0	ADD	0	1	Х	0
beq	х	0=Reg	х	0	1	0	SUB	0	0	х	0
bne	Х	0=Reg	х	0	0	1	SUB	0	0	Х	0
j	х	Х	х	1	0	0	Х	0	0	Х	0

Next ...

- Pipelining versus Serial Execution
- Pipelined Datapath and Control
- Pipeline Hazards
- Data Hazards and Forwarding
- Load Delay, Hazard Detection, and Stall
- Control Hazards
- Delayed Branch and Dynamic Branch Prediction

Pipeline Hazards

- Hazards: situations that would cause incorrect execution
 - ♦ If next instruction were launched during its designated clock cycle

1. Structural hazards

- ♦ Using same resource by two instructions during the same cycle

2. Data hazards

- ♦ An instruction may compute a result needed by next instruction
- ♦ Hardware can detect dependencies between instructions

3. Control hazards

- Caused by instructions that change control flow (branches/jumps)
- → Delays in changing the flow of control
- Hazards complicate pipeline control and limit performance

Structural Hazards

Problem


Attempt to use the same hardware resource by two different instructions during the same cycle

Example

- Writing back ALU result in stage 4
- ♦ Conflict with writing load data in stage 5

Structural Hazard

Two instructions are attempting to write the register file during same cycle



Resolving Structural Hazards

Serious Hazard:

→ Hazard cannot be ignored

Solution 1: Delay Access to Resource

- ♦ Must have mechanism to delay instruction access to resource
- ♦ Delay all write backs to the register file to stage 5
 - ALU instructions bypass stage 4 (memory) without doing anything

Solution 2: Add more hardware resources (more costly)

- Add more hardware to eliminate the structural hazard
- ♦ Redesign the register file to have two write ports
 - First write port can be used to write back ALU results in stage 4
 - Second write port can be used to write back load data in stage 5

Next ...

- Pipelining versus Serial Execution
- Pipelined Datapath and Control
- Pipeline Hazards
- Data Hazards and Forwarding
- Load Delay, Hazard Detection, and Stall
- Control Hazards
- Delayed Branch and Dynamic Branch Prediction

Data Hazards

- Dependency between instructions causes a data hazard
- The dependent instructions are close to each other
 - ♦ Pipelined execution might change the order of operand access

Read After Write – RAW Hazard


- ♦ Given two instructions I and J, where I comes before J
- ♦ Instruction J should read an operand after it is written by I

```
I: add $s1, $s2, $s3  # $s1 is written
```

J: sub \$s4, \$s1, \$s3 # \$s1 is read


→ Hazard occurs when J reads the operand before I writes it.

Example of a RAW Data Hazard



- * Result of sub is needed by add, or, and, & sw instructions
- Instructions add & or will read old value of \$s2 from reg file
- During CC5, \$s2 is written at end of cycle, old value is read


Solution 1: Stalling the Pipeline



- Three stall cycles during CC3 thru CC5 (wasting 3 cycles)
 - ♦ Stall cycles delay execution of add & fetching of or instruction
- The add instruction cannot read \$s2 until beginning of CC6
 - ♦ The add instruction remains in the Instruction register until CC6
 - → The PC register is not modified until beginning of CC6


Solution 2: Forwarding ALU Result

- The ALU result is forwarded (fed back) to the ALU input
 - ♦ No bubbles are inserted into the pipeline and no cycles are wasted
- ❖ ALU result is forwarded from ALU, MEM, and WB stages



Implementing Forwarding

- Two multiplexers added at the inputs of A & B registers
 - ♦ Data from ALU stage, MEM stage, and WB stage is fed back
- Two signals: ForwardA and ForwardB control forwarding



Forwarding Control Signals

Signal	Explanation						
ForwardA = 0	First ALU operand comes from register file = Value of (Rs)						
ForwardA = 1	Forward result of previous instruction to A (from ALU stage)						
ForwardA = 2	Forward result of 2 nd previous instruction to A (from MEM stage)						
ForwardA = 3	Forward result of 3 rd previous instruction to A (from WB stage)						
ForwardB = 0	Second ALU operand comes from register file = Value of (Rt)						
ForwardB = 1	Forward result of previous instruction to B (from ALU stage)						
ForwardB = 2	Forward result of 2 nd previous instruction to B (from MEM stage						
ForwardB = 3	Forward result of 3 rd previous instruction to B (from WB stage)						


Forwarding Example

Instruction sequence:

```
lw $t4, 4($t0)
ori $t7, $t1, 2
sub $t3, $t4, $t7
```

ForwardA = 2 from MEM stage ForwardB = 1 from ALU stage

When **sub** instruction is fetched ori will be in the ALU stage **lw** will be in the MEM stage




RAW Hazard Detection

- Current instruction being decoded is in Decode stage
 - ♦ Previous instruction is in the Execute stage
 - Second previous instruction is in the Memory stage
 - ♦ Third previous instruction in the Write Back stage

```
If
                      ((Rs != 0) \text{ and } (Rs == Rd2) \text{ and } (EX.RegWrite))
                      ForwardA \leftarrow 1
Else if
                      ((Rs != 0) \text{ and } (Rs == Rd3) \text{ and } (MEM.RegWrite))
                      Forward A \leftarrow 2
                      ((Rs != 0) \text{ and } (Rs == Rd4) \text{ and } (WB.RegWrite))
Else if
                      Forward A \leftarrow 3
Else
                                                 ForwardA \leftarrow 0
If
                      ((Rt != 0) \text{ and } (Rt == Rd2) \text{ and } (EX.RegWrite))
                      ForwardB ← 1
Else if
                      ((Rt != 0) \text{ and } (Rt == Rd3) \text{ and } (MEM.RegWrite))
                      ForwardB ← 2
```

Hazard Detect and Forward Logic




Next...

- Pipelining versus Serial Execution
- Pipelined Datapath and Control
- Pipeline Hazards
- Data Hazards and Forwarding
- Load Delay, Hazard Detection, and Pipeline Stall
- Control Hazards
- Delayed Branch and Dynamic Branch Prediction

Load Delay

- Unfortunately, not all data hazards can be forwarded
 - ♦ Load has a delay that cannot be eliminated by forwarding.
- In the example shown below ...
 - ♦ The LW instruction does not read data until end of CC4
 - ♦ Cannot forward data to ADD at end of CC3 NOT possible



Detecting RAW Hazard after Load


- Detecting a RAW hazard after a Load instruction:
 - ♦ The load instruction will be in the EX stage.
 - ♦ Instruction that depends on the load data is in the decode stage
- Condition for stalling the pipeline

```
if ((EX.MemRead == 1) // Detect Load in EX stage and (ForwardA==1 or ForwardB==1)) Stall // RAW Hazard
```

- Insert a bubble into the EX stage after a load instruction
 - ♦ Bubble is a no-op that wastes one clock cycle
 - Delays the dependent instruction after load by once cycle
 - Because of RAW hazard

Stall the Pipeline for one Cycle


- ❖ ADD instruction depends on LW → stall at CC3
 - Allow Load instruction in ALU stage to proceed
 - ♦ Freeze PC and Instruction registers (NO instruction is fetched).
 - ♦ Introduce a bubble into the ALU stage (bubble is a NO-OP)
- Load can forward data to next instruction after delaying it




Showing Stall Cycles

- Stall cycles can be shown on instruction-time diagram
- Hazard is detected in the Decode stage
- Stall indicates that instruction is delayed
- Instruction fetching is also delayed after a stall
- Example:

Data forwarding is shown using **green arrows**



Hazard Detect, Forward, and Stall



Code Scheduling to Avoid Stalls

- Compilers reorder code in a way to avoid load stalls
- Consider the translation of the following statements:

```
A = B + C; D = E - F; // A thru F are in Memory
```

Fast code: No Stalls

Slow code:

\$t0,4(\$s0) # &B = 4(\$s0)lw lw \$t0, 4(\$s0) (\$t1) 8(\$s0) 8(\$\$0) # &C = 8(\$s0)lw lw add \$t2,\$t0,(\$t1) \$\dagger{3},\\ \(\dagger{4}\)(\dagger{5}\)(\dagger{5}\) # stall cycle lw **\$†4**), 20(\$*s*0) \$t2,0(\$s0) # &A = 0(\$s0)SW lw \$t2,\\$t0,\\\\$t \$\pmu_16(\\$s0) # &E = 16(\$s0)add **\$†4**, 20(\$s0) # &F = 20(\$s0)\$t2, 0(\$s0) lw SW sub \$t5,\$t3,\\\$t4 sub \$t5, \$t3, **\$**t4 # stall cycle \$\pmu_12(\\$s0) \$\pmu5,12(\pmu0) # &D = 12(\$0)SW SW

Name Dependence: Write After Read

- ❖ Instruction J should write its result after it is read by I
- Called anti-dependence by compiler writers

```
I: sub $t4, $t1, $t3 # $t1 is read
```

- J: add \$t1, \$t2, \$t3 # \$t1 is written
- Results from reuse of the name \$t1
- ❖ NOT a data hazard in the 5-stage pipeline because:
 - ♦ Reads are always in stage 2
 - ♦ Writes are always in stage 5, and
 - ♦ Instructions are processed in order
- Anti-dependence can be eliminated by renaming
 - ♦ Use a different destination register for add (eg, \$t5)

Name Dependence: Write After Write

- Same destination register is written by two instructions
- Called output-dependence in compiler terminology

```
I: sub $t1, $t4, $t3  # $t1 is written
J: add $t1, $t2, $t3  # $t1 is written
again
```

- ❖ Not a data hazard in the 5-stage pipeline because:
 - ♦ All writes are ordered and always take place in stage 5
- However, can be a hazard in more complex pipelines
 - ♦ If instructions are allowed to complete out of order, and
 - ♦ Instruction J completes and writes \$t1 before instruction I
- Output dependence can be eliminated by renaming \$t1
- Read After Read is NOT a name dependence

Next ...

- Pipelining versus Serial Execution
- Pipelined Datapath and Control
- Pipeline Hazards
- Data Hazards and Forwarding
- Load Delay, Hazard Detection, and Stall
- Control Hazards
- Delayed Branch and Dynamic Branch Prediction

Control Hazards

- Jump and Branch can cause great performance loss
- Jump instruction needs only the jump target address
- Branch instruction needs two things:

♦ Branch Result

Taken or Not Taken

♦ Branch Target Address

■ PC + 4

If Branch is NOT taken

• PC + $4 + 4 \times immediate$


If Branch is Taken

- Jump and Branch targets are computed in the ID stage
 - At which point a new instruction is already being fetched


 - ♦ Branch: 2-cycle delay for branch result (taken or not taken)

2-Cycle Branch Delay

- ❖ Control logic detects a Branch instruction in the 2nd Stage
- ❖ ALU computes the Branch outcome in the 3rd Stage
- Next1 and Next2 instructions will be fetched anyway
- Convert Next1 and Next2 into bubbles if branch is taken




Implementing Jump and Branch



Predict Branch NOT Taken


- Branches can be predicted to be NOT taken
- If branch outcome is NOT taken then
 - Next1 and Next2 instructions can be executed
 - ♦ Do not convert Next1 & Next2 into bubbles
 - ♦ No wasted cycles



Reducing the Delay of Branches

- Branch delay can be reduced from 2 cycles to just 1 cycle
- Branches can be determined earlier in the Decode stage
 - ♦ A comparator is used in the decode stage to determine branch decision, whether the branch is taken or not
 - ♦ Because of forwarding the delay in the second stage will be increased and this will also increase the clock cycle
- Only one instruction that follows the branch is fetched
- ❖ If the branch is taken then only one instruction is flushed
- We should insert a bubble after jump or taken branch
 - ♦ This will convert the next instruction into a NOP

Reducing Branch Delay to 1 Cycle



Next ...

- Pipelining versus Serial Execution
- Pipelined Datapath and Control
- Pipeline Hazards
- Data Hazards and Forwarding
- Load Delay, Hazard Detection, and Stall
- Control Hazards
- Delayed Branch and Dynamic Branch Prediction

Branch Hazard Alternatives

Predict Branch Not Taken (previously discussed)

- ♦ Successor instruction is already fetched
- ♦ Do NOT Flush instruction after branch if branch is NOT taken
- ♦ Flush only instructions appearing after Jump or taken branch

Delayed Branch

- Define branch to take place AFTER the next instruction
- ♦ Compiler/assembler fills the branch delay slot (for 1 delay cycle)

Dynamic Branch Prediction

- ♦ Loop branches are taken most of time
- ♦ Must reduce branch delay to 0, but how?
- ♦ How to predict branch behavior at runtime?

Delayed Branch


- Define branch to take place after the next instruction
- ❖ For a 1-cycle branch delay, we have one delay slot

branch instruction

branch delay slot (next instruction)

branch target (if branch taken)

- Compiler fills the branch delay slot
 - ♦ By selecting an independent instruction
 - ♦ From before the branch
- If no independent instruction is found



Drawback of Delayed Branching

- New meaning for branch instruction
 - ♦ Branching takes place after next instruction (Not immediately!)
- Impacts software and compiler
 - ♦ Compiler is responsible to fill the branch delay slot
 - ♦ For a 1-cycle branch delay → One branch delay slot
- However, modern processors and deeply pipelined
 - ♦ Branch penalty is multiple cycles in deeper pipelines
 - Multiple delay slots are difficult to fill with useful instructions
- MIPS used delayed branching in earlier pipelines
 - ♦ However, delayed branching is not useful in recent processors

Zero-Delayed Branching

- How to achieve zero delay for a jump or a taken branch?
 - → Jump or branch target address is computed in the ID stage
 - ♦ Next instruction has already been fetched in the IF stage


Solution

- Introduce a Branch Target Buffer (BTB) in the IF stage
 - ♦ Store the target address of recent branch and jump instructions
- Use the lower bits of the PC to index the BTB

 - ♦ Check the PC to see if the instruction being fetched is a branch
 - ♦ Update the PC using the target address stored in the BTB

Branch Target Buffer


- The branch target buffer is implemented as a small cache
 - Stores the target address of recent branches and jumps
- We must also have prediction bits
 - ♦ To predict whether branches are taken or not taken
 - The prediction bits are dynamically determined by the hardware



Dynamic Branch Prediction


- Prediction of branches at runtime using prediction bits
- Prediction bits are associated with each entry in the BTB
 - ♦ Prediction bits reflect the recent history of a branch instruction
- ❖ Typically few prediction bits (1 or 2) are used per entry
- We don't know if the prediction is correct or not
- ❖ If correct prediction ...
 - ♦ Continue normal execution no wasted cycles
- ❖ If incorrect prediction (misprediction) ...
 - → Flush the instructions that were incorrectly fetched wasted cycles
 - ♦ Update prediction bits and target address for future use

Dynamic Branch Prediction - Cont'd



1-bit Prediction Scheme

- Prediction is just a hint that is assumed to be correct
- If incorrect then fetched instructions are flushed
- ❖ 1-bit prediction scheme is simplest to implement
 - ♦ 1 bit per branch instruction (associated with BTB entry)
 - → Record last outcome of a branch instruction (Taken/Not taken)
 - ♦ Use last outcome to predict future behavior of a branch



1-Bit Predictor: Shortcoming

- Inner loop branch mispredicted twice!
 - ♦ Mispredict as taken on last iteration of inner loop
 - Then mispredict as not taken on first iteration of inner loop next time around

```
outer: ...

inner: ...


bne ..., ..., inner

...

bne ..., outer —
```

2-bit Prediction Scheme

- 1-bit prediction scheme has a performance shortcoming
- 2-bit prediction scheme works better and is often used
 - ♦ 4 states: strong and weak predict taken / predict not taken
- Implemented as a saturating counter
 - ♦ Counter is incremented to max=3 when branch outcome is taken
 - ♦ Counter is decremented to min=0 when branch is not taken



Fallacies and Pitfalls

- Pipelining is easy!
 - ♦ The basic idea is easy
 - ♦ The devil is in the details
 - Detecting data hazards and stalling pipeline
- Poor ISA design can make pipelining harder
 - ♦ Complex instruction sets (Intel IA-32)
 - Significant overhead to make pipelining work
 - IA-32 micro-op approach
 - ♦ Complex addressing modes
 - Register update side effects, memory indirection

Pipeline Hazards Summary

- Three types of pipeline hazards
 - ♦ Structural hazards: conflicts using a resource during same cycle
 - ♦ Data hazards: due to data dependencies between instructions
 - ♦ Control hazards: due to branch and jump instructions
- Hazards limit the performance and complicate the design
 - ♦ Structural hazards: eliminated by careful design or more hardware
 - ♦ Data hazards are eliminated by forwarding
 - ♦ However, load delay cannot be eliminated and stalls the pipeline
 - → Delayed branching can be a solution when branch delay = 1 cycle.
 - ♦ BTB with branch prediction can reduce branch delay to zero
 - ♦ Branch misprediction should flush the wrongly fetched instructions