8085 is pronounced as "eighty-eighty-five" microprocessor. It is an 8-bit microprocessor designed by Intel in 1977 using NMOS technology.

It has the following configuration -

- 8-bit data bus
- 16-bit address bus, which can address upto 64KB
- A 16-bit program counter
- A 16-bit stack pointer
- Six 8-bit registers arranged in pairs: BC, DE, HL
- Requires +5V supply to operate at 3.2 MHZ single phase clock

It is used in washing machines, microwave ovens, mobile phones, etc.

8085 Microprocessor – Functional Units

8085 consists of the following functional units -

Accumulator: It is an 8-bit register used to perform arithmetic, logical, I/O & LOAD/STORE operations. It is connected to internal data bus & ALU.

Arithmetic and logic unit: As the name suggests, it performs arithmetic and logical operations like Addition, Subtraction, AND, OR, etc. on 8-bit data.

General purpose register: There are 6 general purpose registers in 8085 processor, i.e. B, C, D, E, H & L. Each register can hold 8-bit data. These registers can work in pair to hold 16-bit data and their pairing combination is like **B-C**, **D-E** & **H-L**.

Program counter: It is a 16-bit register used to store the memory address location of the next instruction to be executed. Microprocessor increments the program whenever an instruction is being executed, so that the program counter points to the memory address of the next instruction that is going to be executed.

Stack pointer: It is also a 16-bit register works like stack, which is always incremented/decremented by 2 during push & pop operations.

Temporary register: It is an 8-bit register, which holds the temporary data of arithmetic and logical operations.

Flag register: It is an 8-bit register having five 1-bit flip-flops, which holds either 0 or 1 depending upon the result stored in the accumulator.

These are the set of 5 flip-flops –

• Sign (S)

- Auxiliary Carry (AC)
- Carry (C)

Zero (Z)

Parity (P)

Its bit position is shown in the following table -

D7	D6	D5	D4	D3	D2	D1	D0
S	Z		AC		Р		CY

Instruction register and decoder: It is an 8-bit register. When an instruction is fetched from memory then it is stored in the Instruction register. Instruction decoder decodes the information present in the Instruction register.

Timing and control unit: It provides timing and control signal to the microprocessor to perform operations. Following are the timing and control signals, which control external and internal circuits-

- Control Signals: READY, RD', WR', ALE
- Status Signals: S0, S1, IO/M'
- DMA Signals: HOLD, HLDA

• RESET Signals: RESET IN, RESET OUT

Interrupt control: As the name suggests it controls the interrupts during a process. When a microprocessor is executing a main program and whenever an interrupt occurs, the microprocessor shifts the control from the main program to process the incoming request. After the request is completed, the control goes back to the main program.


There are 5 interrupt signals in 8085 microprocessor: INTR, RST 7.5, RST 6.5, RST 5.5, TRAP.

Serial Input/output control: It controls the serial data communication by using these two instructions: SID (Serial input data) and SOD (Serial output data).


Address buffer and address-data buffer: The content stored in the stack pointer and program counter is loaded into the address buffer and address-data buffer to communicate with the CPU. The memory and I/O chips are connected to these buses; the CPU can exchange the desired data with the memory and I/O chips.

Address bus and data bus: Data bus carries the data to be stored. It is bidirectional, whereas address bus carries the location to where it should be stored and it is unidirectional. It is used to transfer the data & Address I/O devices.

8085 Architecture



The following image depicts the pin diagram of 8085 Microprocessor –



The pins of a 8085 microprocessor can be classified into seven groups –

Address bus: A15-A8, it carries the most significant 8-bits of memory/IO address.

Data bus: AD7-AD0, it carries the least significant 8-bit address and data bus.

Control and status signals: These signals are used to identify the nature of operation. There are 3 control signal and 3 status signals.

Three control signals are RD, WR & ALE.

- **RD** This signal indicates that the selected IO or memory device is to be read and is ready for accepting data available on the data bus.
- **WR** This signal indicates that the data on the data bus is to be written into a selected memory or IO location.
- **ALE** It is a positive going pulse generated when a new operation is started by the microprocessor. When the pulse goes high, it indicates address. When the pulse goes down it indicates data.

Three status signals are IO/M, S0 & S1.

IO/M: This signal is used to differentiate between IO and Memory operations, i.e. when it is high indicates IO operation and when it is low then it indicates memory operation.

S1 & S0: These signals are used to identify the type of current operation.

Power supply: There are 2 power supply signals – VCC & VSS. VCC indicates +5v power supply and VSS indicates ground signal.

Clock signals: There are 3 clock signals, i.e. X1, X2, CLK OUT.

- **X1, X2** A crystal (RC, LC N/W) is connected at these two pins and is used to set frequency of the internal clock generator. This frequency is internally divided by 2.
- **CLK OUT** This signal is used as the system clock for devices connected with the microprocessor.

Interrupts & externally initiated signals

Interrupts are the signals generated by external devices to request the microprocessor to perform a task. There are 5 interrupt signals, i.e. TRAP, RST 7.5, RST 6.5, RST 5.5, and INTR. We will discuss interrupts in detail in interrupts section.

- INTA It is an interrupt acknowledgment signal.
- **RESET IN** This signal is used to reset the microprocessor by setting the program counter to zero.
- RESET OUT This signal is used to reset all the connected devices when the microprocessor is reset.

- **READY** This signal indicates that the device is ready to send or receive data. If READY is low, then the CPU has to wait for READY to go high.
- **HOLD** This signal indicates that another master is requesting the use of the address and data buses.
- HLDA (HOLD Acknowledge) It indicates that the CPU has received the HOLD request and it
 will relinquish the bus in the next clock cycle. HLDA is set to low after the HOLD signal is
 removed.

Serial I/O signals

There are 2 serial signals, i.e. SID and SOD and these signals are used for serial communication.

- **SOD** (Serial output data line) The output SOD is set/reset as specified by the SIM instruction.
- **SID** (Serial input data line) The data on this line is loaded into accumulator whenever a RIM instruction is executed.

Addressing Modes in 8085

These are the instructions used to transfer the data from one register to another register, from the memory to the register, and from the register to the memory without any alteration in the content. 8085 has 5 addressing modes

1. Direct Addressing Mode: In this type of addressing mode, the 16bit memory address is directly provided with the instruction.

```
Example: LDA C5 00 etc
```

2. Indirect Addressing Mode: In this type of addressing mode, the 16bit memory address is indirectly provided with the instruction using a register pair

```
Example: LDAX B (Load the accumulator with the contents of the memory location whose address is stored in the register pair BC)
```

3. Register Addressing mode: This type of addressing mode specifies register or register pair that contains data.

```
Example: ADD B, MOV B A
```

4. Implied Addressing mode: In this type of addressing mode, No operand (register or data) is specified in the instruction. The operand is inherent to the instruction.

```
Example: CMA (Complement Accumulator) , SIM , RIM etc
```

5. Immediate Addressing Mode: In this type of addressing mode, immediate data byte is provided with the instruction.

```
Example: MVI A 47H, MVIB CFH etc.
```

Interrupts in 8085

Interrupts are the signals generated by the external devices to request the microprocessor to perform a task. There are 5 interrupt signals, i.e. TRAP, RST 7.5, RST 6.5, RST 5.5, and INTR.

Interrupt are classified into following groups based on their parameter –

- **Vector interrupt** In this type of interrupt, the interrupt address is known to the processor. **For example:** RST7.5, RST6.5, RST5.5, TRAP.
- **Non-Vector interrupt** In this type of interrupt, the interrupt address is not known to the processor so, the interrupt address needs to be sent externally by the device to perform interrupts. **For example:** INTR.
- Maskable interrupt In this type of interrupt, we can disable the interrupt by writing some instructions into the program. For example: RST7.5, RST6.5, RST5.5.

- **Non-Maskable interrupt** In this type of interrupt, we cannot disable the interrupt by writing some instructions into the program. **For example:** TRAP.
- **Software interrupt** In this type of interrupt, the programmer has to add the instructions into the program to execute the interrupt. There are 8 software interrupts in 8085, i.e. RST0, RST1, RST2, RST3, RST4, RST5, RST6, and RST7.
- **Hardware interrupt** There are 5 interrupt pins in 8085 used as hardware interrupts, i.e. TRAP, RST7.5, RST6.5, RST5.5, INTA.

Note – NTA is not an interrupt, it is used by the microprocessor for sending acknowledgement. TRAP has the highest priority, then RST7.5 and so on.

Interrupt Service Routine (ISR): A small program or a routine that when executed, services the corresponding interrupting source is called an ISR.

TRAP: It is a non-maskable interrupt, having the highest priority among all interrupts. Bydefault, it is enabled until it gets acknowledged. In case of failure, it executes as ISR and sends the data to backup memory. This interrupt transfers the control to the location 0024H.

RST7.5: It is a maskable interrupt, having the second highest priority among all interrupts. When this interrupt is executed, the processor saves the content of the PC register into the stack and branches to 003CH address.

RST 6.5: It is a maskable interrupt, having the third highest priority among all interrupts. When this interrupt is executed, the processor saves the content of the PC register into the stack and branches to 0034H address.


RST 5.5: It is a maskable interrupt. When this interrupt is executed, the processor saves the content of the PC register into the stack and branches to 002CH address.

INTR: It is a maskable interrupt, having the lowest priority among all interrupts. It can be disabled by resetting the microprocessor.

When INTR signal goes high, the following events can occur -

- The microprocessor checks the status of INTR signal during the execution of each instruction.
- When the INTR signal is high, then the microprocessor completes its current instruction and sends active low interrupt acknowledge signal.
- When instructions are received, then the microprocessor saves the address of the next instruction on stack and executes the received instruction.

Summary of 8085 registers



Instruction set of 8085

Instruction sets are instruction codes to perform some task. Instruction set of 8085 is classified into five categories.

Control instructions

Opcode	Operand	Meaning	Explanation
NOP	None	No operation	No operation is performed, i.e., the instruction is fetched
			and decoded.
HLT	None	Halt and enter	The CPU finishes executing the current instruction and stops
		wait state	further execution. An interrupt or reset is necessary to exit
			from the halt state.
DI	None	Disable	The interrupt enable flip-flop is reset and all the interrupts
		interrupts	are disabled except TRAP.
EI	None	Enable	The interrupt enable flip-flop is set and all the interrupts are
		interrupts	enabled.
RIM	None	Read interrupt	This instruction is used to read the status of interrupts 7.5,
		mask	6.5, 5.5 and read serial data input bit.
SIM	None	Set interrupt	This instruction is used to implement the interrupts 7.5, 6.5,
		mask	5.5, and serial data output.

Logical instructions

Opcode	Operand	Meaning	Explanation
CMP	R	Compare the	The contents of the operand (register or memory)
	М	register or memory	are M compared with the contents of the
		with the	accumulator.
		accumulator	
CPI	8-bit data	Compare	The second byte data is compared with the
		immediate with the	contents of the accumulator.
		accumulator	
ANA	R	Logical AND register	The contents of the accumulator are logically AND
	М	or memory with the	with M the contents of the register or memory, and
		accumulator	the result is placed in the accumulator.
ANI	8-bit data	Logical AND	The contents of the accumulator are logically AND
		immediate with the	with the 8-bit data and the result is placed in the
		accumulator	accumulator.
XRA	R	Exclusive OR	The contents of the accumulator are Exclusive OR
	М	register or memory	with M the contents of the register or memory, and
		with the	the result is placed in the accumulator.
		accumulator	
XRI	8-bit data	Exclusive OR	The contents of the accumulator are Exclusive OR
		immediate with the	with the 8-bit data and the result is placed in the
		accumulator	accumulator.
ORA	R	Logical OR register	The contents of the accumulator are logically OR
	М	or memory with the	with M the contents of the register or memory, and
		accumulator	result is placed in the accumulator.
ORI	8-bit data	Logical OR	The contents of the accumulator are logically OR

		immediate with the	with the 8-bit data and the result is placed in the
		accumulator	accumulator.
RLC	None	Rotate the	Each binary bit of the accumulator is rotated left by
		accumulator left	one position. Bit D7 is placed in the position of D0
			as well as in the Carry flag. CY is modified according
			to bit D7.
RRC	None	Rotate the	Each binary bit of the accumulator is rotated right
		accumulator right	by one position. Bit D0 is placed in the position of
			D7 as well as in the Carry flag. CY is modified
			according to bit D0.
RAL	None	Rotate the	Each binary bit of the accumulator is rotated left by
		accumulator left	one position through the Carry flag. Bit D7 is placed
		through carry	in the Carry flag, and the Carry flag is placed in the
			least significant position D0. CY is modified
			according to bit D7.
RAR	None	Rotate the	Each binary bit of the accumulator is rotated right
		accumulator right	by one position through the Carry flag. Bit D0 is
		through carry	placed in the Carry flag, and the Carry flag is placed
			in the most significant position D7. CY is modified
61.44			according to bit D0.
CMA	None	Complement	The contents of the accumulator are
61.16		accumulator	complemented. No flags are affected.
CMC	None	Complement carry	The Carry flag is complemented. No other flags are
CTC	None	6.1.6	affected.
STC	None	Set Carry	Set Carry

Branching Instructions

Opcode		Operan	Meaning	Explanation	
			d		
JMP			16-bit	Jump	The program sequence is
			address	uncondition	transferred to the memory
				ally	address given in the operand.
0	la Bassatatta a	Flag	16-bit	Jump	The program sequence is
Opcod	le Description	Status	address	conditionall	transferred to the memory
JC	Jump on Carry	CY=1		У	address given in the operand
JNC	Jump on no Carry	/ CY=0			based on the specified flag of the
					PSW.
JP	Jump on positive	S=0			
JM	Jump on minus	S=1			
JZ	Jump on zero	Z=1			
JNZ	Jump on no zero	Z=0			
IDE	Jump on parit	y _{5 4}			
JPE	even	L=T			
JPO	Jump on parit	y P=0			

	odd				
Opcode CC CNC CP CM CZ CNZ CPE	Call on Carry Call on no Carry Call on positive Call on minus Call on zero Call on no zero Call on parity even Call on parity odd		16-bit address	Uncondition al subroutine call	The program sequence is transferred to the memory address given in the operand. Before transferring, the address of the next instruction after CALL is pushed onto the stack.
RET	, -,		None	Return from	The program sequence is
				subroutine uncondition ally	transferred from the subroutine to the calling program.
Opcode	e Description	Flag Status	None	Return from subroutine	The program sequence is transferred from the subroutine
RC	Return on Carry	CY=1		conditionall	to the calling program based on the specified flag of the PSW and
RNC	Return on no Carry	CY=0		У	the program execution begins at the new address.
RP	Return on positive	S=0			
RM	Return on minus	S=1			
RZ	Return on zero	Z=1			
RNZ	Return on no zero	Z=0			
RPE	Return on parity even	P=1			
RPO	Return on parity odd	P=0			
PCHL			None	Load the program	The contents of registers H & L are copied into the program
				counter	counter. The contents of H are
				with HL	placed as the high-order byte and
				contents	the contents of L as the loworder
RST			0-7	Restart	byte. The RST instruction is used as
1.31				Nestart	software instructions in a
					program to transfer the program
					execution to one of the following

eight locations.
Instruction Restart Address
RST 0 0000H
RST 1 0008H
RST 2 0010H
RST 3 0018H
RST 4 0020H
RST 5 0028H
RST 6 0030H
RST 7 0038H
The 8085 has additionally 4
interrupts, which can generate
RST instructions internally and
doesn't require any external hardware. Following are those
instructions and their Restart
addresses –
Interrupt Restart Address
TRAP 0024H
RST 5.5 002CH
RST 6.5 0034H
RST 7.5 003CH

Arithmetic instructions

Opcode	Operand	Meaning	Explanation
ADD	R	Add register or	The contents of the register or memory are added
	М	memory, to the	to the contents of the accumulator and the result is
		accumulator	stored in the accumulator.
			Example – ADD K.
ADC	R	Add register to	The contents of the register or memory & M the
	М	the accumulator	Carry flag are added to the contents of the
		with carry	accumulator and the result is stored in the
			accumulator.
			Example – ADC K
ADI	8-bit data	Add the	The 8-bit data is added to the contents of the
		immediate to the	accumulator and the result is stored in the
		accumulator	accumulator.
			Example – ADI 55K
ACI	8-bit data	Add the	The 8-bit data and the Carry flag are added to the
		immediate to the	contents of the accumulator and the result is stored
		accumulator	in the accumulator.
		with carry	Example – ACI 55K

LXI	Reg. pair, 16bit	Load the register	The instruction stores 16-bit data into the register
	data	pair immediate	pair designated in the operand.
		•	Example – LXI K, 3025M
DAD	Reg. pair	Add the register	The 16-bit data of the specified register pair are
		pair to H and L	added to the contents of the HL register.
		registers	Example – DAD K
SUB	R	Subtract the	The contents of the register or the memory are
	М	register or the	subtracted from the contents of the accumulator,
		memory from	and the result is stored in the accumulator.
		the accumulator	Example – SUB K
SBB	R	Subtract the	The contents of the register or the memory & M the
	М	source and	Borrow flag are subtracted from the contents of the
		borrow from the	accumulator and the result is placed in the
		accumulator	accumulator.
			Example – SBB K
SUI	8-bit data	Subtract the	The 8-bit data is subtracted from the contents of
		immediate from	the accumulator & the result is stored in the
		the accumulator	accumulator.
			Example – SUI 55K
SBI	8-bit data	Subtract the	The contents of register H are exchanged with the
		immediate from	contents of register D, and the contents of register
		the accumulator	L are exchanged with the contents of register E.
		with borrow	Example – XCHG
INR	R	Increment the	The contents of the designated register or the
	М	register or the	memory are incremented by 1 and their result is
		memory by 1	stored at the same place.
			Example – INR K
INX	R	Increment	The contents of the designated register pair are
		register pair by 1	incremented by 1 and their result is stored at the
			same place.
			Example – INX K
DCR	R	Decrement the	The contents of the designated register or memory
	М	register or the	are decremented by 1 and their result is stored at
		memory by 1	the same place.
			Example – DCR K
DCX	R	Decrement the	The contents of the designated register pair are
		register pair by 1	decremented by 1 and their result is stored at the
			same place.
			Example – DCX K
DAA	None	Decimal adjust	The contents of the accumulator are changed from
		accumulator	a binary value to two 4-bit BCD digits.
			If the value of the low-order 4-bits in the
			accumulator is greater than 9 or if AC flag is set, the
			instruction adds 6 to the low-order four bits.

If the value of the high-order 4-bits in the
accumulator is greater than 9 or if the Carry flag is
set, the instruction adds 6 to the high-order four
bits.
Example – DAA

Data transfer instructions

Opcode	Operand	Meaning	Explanation
MOV	Rd, Sc M, Sc Dt, M	Copy from the source (Sc) to the destination(Dt)	This instruction copies the contents of the source register into the destination register without any alteration. Example – MOV K, L
MVI	Rd, data M, data	Move immediate 8-bit	The 8-bit data is stored in the destination register or memory. Example – MVI K, 55L
LDA	16-bit address	Load the accumulator	The contents of a memory location, specified by a 16-bit address in the operand, are copied to the accumulator. Example – LDA 2034K
LDAX	B/D Reg. pair	Load the accumulator indirect	The contents of the designated register pair point to a memory location. This instruction copies the contents of that memory location into the accumulator. Example – LDAX K
LXI	Reg. pair, 16- bit data	Load the register pair immediate	The instruction loads 16-bit data in the register pair designated in the register or the memory. Example – LXI K, 3225L
LHLD	16-bit address	Load H and L registers direct	The instruction copies the contents of the memory location pointed out by the address into register L and copies the contents of the next memory location into register H. Example – LHLD 3225K
STA	16-bit address	16-bit address	The contents of the accumulator are copied into the memory location specified by the operand. This is a 3-byte instruction, the second byte specifies the low-order address and the third byte specifies the high-order address. Example – STA 325K
STAX	16-bit address	Store the accumulator indirect	The contents of the accumulator are copied into the memory location specified by the contents of the operand. Example – STAX K
SHLD	16-bit address	Store H and L registers direct	The contents of register L are stored in the memory location specified by the 16-bit address in the operand and the contents of H register are stored into the next memory location by incrementing the operand. This is a 3-byte instruction, the second byte specifies the low-order address and the third byte specifies the high-order address. Example – SHLD 3225K

	1	I = 1	
XCHG	None	Exchange H and L with D and E	The contents of register H are exchanged with the contents of register D, and the contents of register L are exchanged with the contents of register E. Example – XCHG
SPHL	None	Copy H and L registers to the stack pointer	The instruction loads the contents of the H and L registers into the stack pointer register. The contents of the H register provide the high-order address and the contents of the L register provide the low-order address. Example – SPHL
XTHL	None	Exchange H and L with top of stack	The contents of the L register are exchanged with the stack location pointed out by the contents of the stack pointer register. The contents of the H register are exchanged with the next stack location (SP+1). Example – XTHL
PUSH	Reg. pair	Push the register pair onto the stack	The contents of the register pair designated in the operand are copied onto the stack in the following sequence. The stack pointer register is decremented and the contents of the high order register (B, D, H, A) are copied into that location. The stack pointer register is decremented again and the contents of the low-order register (C, E, L, flags) are copied to that location. Example – PUSH K
POP	Reg. pair	Pop off stack to the register pair	The contents of the memory location pointed out by the stack pointer register are copied to the low-order register (C, E, L, status flags) of the operand. The stack pointer is incremented by 1 and the contents of that memory location are copied to the high-order register (B, D, H, A) of the operand. The stack pointer register is again incremented by 1. Example – POPK
OUT	8-bit port address	Output the data from the accumulator to a port with 8bit address	The contents of the accumulator are copied into the I/O port specified by the operand. Example – OUT K9L
IN	8-bit port address	Input data to accumulator from a port with 8-bit address	The contents of the input port designated in the operand are read and loaded into the accumulator. Example – IN5KL