
3-3-21


ECE531

## Lab1

1. Schematics of the testbench. The properties of the write\_analog\_value were modified to record the correct number of data points and capture the DAC output at the precise location. The CDF Parameter of views was set to verilog, as well as the vtrans\_clk:1.5, the num\_samples:64, and the rising\_edge:1 for the write\_analog\_value model.



2. Simulation of the Testbench circuit was established. The wire that was connected from the dac\_5bit, analog\_write\_value, and voltage output was selected as the output for the simulation. The wire connected from the dig\_ramp\_5bit to the vpulse (V0) was selected as the input. As shown below the input value shows a high frequency value as the output is demonstrating a on and off signal.



Matlab code for the INL and DNL Estimation.

%Y contains the values connected from the anadata

```
end

DAC_input;


Plot_graph1(1)

plot(DAC_input, dnl)

for j = 1:63;
    yideal(j,1) = j*ylsb;
    inl(j,1)=Y(j,1)-yideal(j,1);
end

Plot_graph2(2)
plot(DAC_input, inl)
```

DNL (VIsb) simulation from data collected.



INL (VIsb) Simulation from data collected. Very similar to the ideal inl in the lectures, but slightly different.

