Skip to content
View Tjemmmic's full-sized avatar
Block or Report

Block or report Tjemmmic

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Tjemmmic/README.md

πŸ’« About Me:

My name is Michael "Donovan" Tjemmes. I have a Bachelor of Science in Electrical Engineering and Computer Engineering (Double Major), specializing in Cyber Systems and Security.
I love all things C/C++ and Rust, though I enjoy using all languages.
I am primarily interested in Software Development relating to Cryptography, Blockchain, and Game Development. AI and Quantum Computing also fascinate me.
My interest for languages extends beyond technology - I speak English, Spanish, and Japanese.

🌐 Socials:

πŸ’» Tech Stack:

Languages

rust logo cplusplus logo c logo python logo csharp logo java logo javascript logo nodejs logo html5 logo react logo css3 logo typescript logo bash logo postgresql logo mysql logo

Tools and Software

UNREAL UNITY Qt MongoDB CMake

Frameworks and Libraries

NumPy Plotly Pandas

Environments

LINUX Arduino Raspberry Pi ANDROID

πŸ“Š GitHub Stats:

streak graph languages graph

Pinned Loading

  1. Avarok-Cybersecurity/citadel-internal-service Avarok-Cybersecurity/citadel-internal-service Public

    An internal service enabling easy setup of network applications over The Citadel Protocol

    Rust 3 4

  2. Avarok-Cybersecurity/Citadel-Protocol Avarok-Cybersecurity/Citadel-Protocol Public

    Post-quantum endpoint-to-endpoint encryption for messaging and file-sharing SDK

    Rust 131 15

  3. ArtificalNeuralNetwork ArtificalNeuralNetwork Public

    Artificial Neural Network using Verilog to take a written digit and convert it to its numerical value utilizing an FPGA

    Verilog 1