

VGA 扫描模块使用 800*600 50Hz 的输出

2. 核心代码

(1) 顶层模块

```
23 module VGA_top(  
24     input [3:0]R,  
25     input [3:0]G,  
26     input [3:0]B,  
27     input draw,  
28     input up,  
29     input left,  
30     input right,  
31     input down,  
32     input clk,  
33     input rst,  
34     output [3:0]VGA_R,  
35     output [3:0]VGA_G,  
36     output [3:0]VGA_B,  
37     output VS,  
38     output HS  
39 );  
40 wire [15:0]a;  
41 wire [15:0]dpra;  
42 wire [11:0]d;  
43 wire [11:0]dpo;  
44 wire [3:0]R_in;  
45 wire [3:0]G_in;  
46 wire [3:0]B_in;  
47 wire [3:0]R_out;  
48 wire [3:0]G_out;  
49 wire [3:0]B_out;  
50 wire we;  
  
51 wire [7:0]x;  
52 wire [7:0]y;  
53 wire clk_50mhz;  
54 wire clk_5mhz;  
55 wire clk_5hz;  
56 wire locked;  
  
57  
58 assign {R_in,G_in,B_in}=dpo;  
59  
60 clk_wiz_0 U0(.clk_5mhz(clk_5mhz),.clk_50mhz(clk_50mhz),.reset(0),.locked(locked),.clk(clk));  
61 clk_div U1(.clk_in(clk_5mhz),.en(1),.rst(0),.clk_out(clk_5hz));  
62 PCU U2(.clk_5hz(clk_5hz),.rst(rst),.draw(draw),.up(up),.left(left),.right(right),.down(down),.R_in(R),.G_in(G),.B_in(B),.a(a),.data(d),.x(x),.y(y),.we(we));  
63 get_address_data U3(.clk_50mhz(clk_50mhz),.rst(rst),.dpra(dpra));  
64 VGA U4(.clk_50mhz(clk_50mhz),.R_in(R_in),.G_in(G_in),.B_in(B_in),.rst(rst),.R_out(R_out),.G_out(G_out),.B_out(B_out),.HS(HS),.VS(VS));  
65 Cross U5(.clk_50mhz(clk_50mhz),.rst(rst),.R_out(R_out),.G_out(G_out),.B_out(B_out),.x(x),.y(y),.VGA_R(VGA_R),.VGA_G(VGA_G),.VGA_B(VGA_B));  
66  
67 dist_mem_gen_0 U6(  
68     .a(a),  
69     .d(d),  
70     .dpra(dpra),  
71     .clk(clk_5hz),  
72     .we(we),  
73     .dpo(dpo)  
74 );  
75 endmodule
```

(2) 时钟分频模块

```
23 module clk_div(  
24     input clk_in,  
25     input en,  
26     input rst,  
27     output reg clk_out  
28 );  
29     reg [22:0] cnt;  
30  
31     initial  
32     begin  
33         clk_out<=0;  
34         cnt<=23'b0;  
35     end  
36  
37     always @(posedge clk_in)  
38     begin  
39         if(en)  
40         begin  
41             if(rst)  
42             begin  
43                 clk_out<=0;  
44                 cnt<=23'b0;  
45             end  
46             else if(cnt>=23'd49999)  
47             begin  
48                 clk_out<=~clk_out;  
49                 cnt<=23'b0;  
50             end  
51             else  
52             begin  
53                 cnt<=cnt+23'd1;  
54             end  
55         end  
56     end  
57 endmodule
```

(3) 控制模块

```

44
45     assign a=x+256*y;
46     assign u=up && ~left && ~right && ~down; //打表表示实际控制方向，共8个方向
47     assign l=~up && left && ~right && ~down;
48     assign r=~up && ~left && right && ~down;
49     assign d=~up && ~left && ~right && down;
50     assign ul=up && left && ~right && ~down;
51     assign ur=up && ~left && right && ~down;
52     assign dl=~up && left && ~right && down;
53     assign dr=~up && ~left && right && down;
54     assign we=draw;

always @(posedge clk_5hz or posedge rst)
begin
    if(rst)
    begin
        x<=RST_X;
        y<=RST_Y;
    end
    else
    begin
        if(u)
        begin
            x<=x;
            y<=(y>0)? (y-1):y; //碰到边界则无法继续下去
        end
        else if(l)
        begin
            x<=(x>0)? (x-1):x;
            y<=y;
        end
        else if(r)
        begin
            x<=(x<255)? (x+1):x;
            y<=y;
        end
        else if(d)
        begin
            x<=x;
            y<=(y<255)? (y+1):y;
        end
        else if(ul)

```

```

--
13  always @(posedge clk_5hz)
14  begin
15      if(draw)
16      begin
17          data<={R_in, G_in, B_in};
18      end
19      else
20      begin
21          data<=12' b111111111111;
22      end
23  end
24  endmodule

```

(4) 获取地址模块

```

parameter LINE1=272;
parameter LINE2=528;
parameter LINE3=800;
parameter LINE4=856;
parameter LINE5=976;
parameter LINE6=1040;

```

```

parameter ROW1=172;
parameter ROW2=428;
parameter ROW3=600;
parameter ROW4=637;
parameter ROW5=643;
parameter ROW6=666;

```

```

always @(posedge clk_50mhz or posedge rst)
begin
    if(rst)
    begin
        line<=0;
        row<=0;
    end
    else
    begin
        if(line<LINE6-1)
        begin
            line<=line+1;
            row<=row;
        end
        else if(line==LINE6-1 && row!=ROW6-1)
        begin
            line<=0;
            row<=row+1;
        end
        else if(line==LINE6-1 && row==ROW6-1)
        begin
            line<=0;
            row<=0;
        end
    end
end
end

```

```

72  always @(posedge clk_50mhz or posedge rst)
73  begin
74      if(rst)
75      begin
76          dpra<=0;
77      end
78      else
79      begin
80          if(row<ROW1-1)
81          begin
82              dpra<=0;
83          end
84          else if(row>=ROW1-1 && row<ROW2-1)
85          begin
86              if(line<LINE1-1)
87              begin
88                  dpra<=0;
89              end
90              else if(line>=LINE1-1 && line<LINE2-1)
91              begin
92                  dpra<=(line-LINE1+1)+(row-ROW1+1)*256;
93              end
94              else
95              begin
96                  dpra<=0;
97              end
98          end
99      else
100     begin

```

(5) VGA 扫描代码

```

always @(posedge clk_50mhz)
begin
    if(row<ROW1-1)
    begin
        R_out<=0;
        G_out<=0;
        B_out<=0;
    end
    else if(row>=ROW1-1 && row<ROW2-1)
    begin
        if(line<LINE1-1)
        begin
            R_out<=0;
            G_out<=0;
            B_out<=0;
        end
        else if(line>=LINE1-1 && line<LINE2-1)
        begin
            R_out<=R_in;
            G_out<=G_in;
            B_out<=B_in;
        end
    end
end

```

```

|         always @(posedge clk_50mhz or posedge rst)
|         begin
|             if(rst)
|                 HS<=0;
|             else
|                 begin
|                     if(line<LINE4-1)
|                         begin
|                             HS<=1;
|                         end
|                     else if(line==LINE4-1 && line<LINE5-1)
|                         begin
|                             HS<=0;
|                         end
|                     else
|                         HS<=1;
|                 end
|             end
|         end

always @(posedge clk_50mhz or posedge rst)
begin
    if(rst)
    begin
        line<=0;
        row<=0;
    end
    else
    begin
        if(line<LINE6-1)
        begin
            line<=line+1;
            row<=row;
        end
        else if(line==LINE6-1 && row!=ROW6-1)
        begin
            line<=0;
            row<=row+1;           //循环，不出边界
        end
        else if(line==LINE6-1 && row==ROW6-1)
        begin
            line<=0;
            row<=0;
        end
    end
end

145  end
146  else if(line==LINE6-1 && row==ROW6-1)
147  begin
148      line<=0;
149      row<=0;
150  end
151  end
152  end
153  endmodule
154

```

(6) 十字扫描代码

```
wire is_cross;
wire is_mark_x, is_mark_y, is_mark;
wire is_mark_u_x, is_mark_u_y, is_mark_u;
wire is_mark_l_x, is_mark_l_y, is_mark_l;
wire is_mark_r_x, is_mark_r_y, is_mark_r;
wire is_mark_d_x, is_mark_d_y, is_mark_d;

parameter LINE1=272;
parameter LINE2=528;
parameter LINE3=800;
parameter LINE4=856;
parameter LINE5=976;
parameter LINE6=1040;

parameter ROW1=172;
parameter ROW2=428;
parameter ROW3=600;
parameter ROW4=637;
parameter ROW5=643;
parameter ROW6=666;

reg [15:0]line;
reg [15:0]row;

assign is_mark_x=((line)=LINE1-1) && (line<LINE2-1) && (line-LINE1+1==x)? 1:0; //画十字, 先找到中心点
assign is_mark_y=((row)=ROW1-1) && (row<ROW2-1) && (row-ROW1+1==y)? 1:0;
assign is_mark=is_mark_x && is_mark_y;

assign is_mark_u_x=((line)=LINE1-1) && (line<LINE2-1) && (line-LINE1+1==x)? 1:0; //中心点上部
assign is_mark_u_y=((row)=ROW1) && (row<ROW2-1) && (row-ROW1+1==y-1)? 1:0;
assign is_mark_u=is_mark_u_x && is_mark_u_y;

assign is_mark_l_x=((line)=LINE1-1) && (line<LINE2-1) && (line-LINE1+1==x-1)? 1:0; //中心点左部
assign is_mark_l_y=((row)=ROW1) && (row<ROW2-1) && (row-ROW1+1==y)? 1:0;
assign is_mark_l=is_mark_l_x && is_mark_l_y;

assign is_mark_r_x=((line)=LINE1-1) && (line<LINE2-1) && (line-LINE1+1==x+1)? 1:0; //中心点右部
assign is_mark_r_y=((row)=ROW1) && (row<ROW2-1) && (row-ROW1+1==y)? 1:0;
assign is_mark_r=is_mark_r_x && is_mark_r_y;

assign is_mark_d_x=((line)=LINE1-1) && (line<LINE2-1) && (line-LINE1+1==x)? 1:0; //中心点下部
assign is_mark_d_y=((row)=ROW1) && (row<ROW2-1) && (row-ROW1+1==y+1)? 1:0;
assign is_mark_d=is_mark_d_x && is_mark_d_y;

assign is_cross=is_mark || is_mark_u || is_mark_l || is_mark_r || is_mark_d;

assign VGA_R=is_cross? 4'b0000:R_out;
assign VGA_G=is_cross? 4'b0000:G_out;
assign VGA_B=is_cross? 4'b0000:B_out;
```




```


84 :
85 always @(posedge clk_50mhz or posedge rst)
86 begin
87     if(rst)
88     begin
89         line<=0;
90         row<=0;
91     end
92     else
93     begin
94         if(line<LINE6-1)
95         begin
96             line<=line+1;
97             row<=row;
98         end
99         else if(line==LINE6-1 && row!=ROW6-1)
100        begin
101            line<=0;
102            row<=row+1;
103        end
104        else if(line==LINE6-1 && row==ROW6-1)
105        begin
106            line<=0;
107            row<=0;
108        end
109    end
110 end
111 endmodule
112 :

```

3. 仿真结果与下载结果：

下载结果：





4. 结果分析

下载结果正确，斜向移动有轻微抖动

5. 实验总结

本次试验学习了 VGA 的扫描与存储器 IP 核的使用，成功在显示屏上扫描出了 256*256 的画布以及十字画笔。可以对 VGA 扫描的使用有了更深入的了解。但是生成比特流时间过长，导致 debug 的时间也非常长。