

电子技术实验 FPGA第一次作业

FPGA简单代码编写

UNikeEN

Lab1-2 8选1数据选择器

设计源文件截图

方法一: `if-else`

```
1  `timescale 1ns / 1ps
2
3  module mux8_1(
4      input wire in0,in1,in2,in3,in4,in5,in6,in7,
5      input wire [2:0] sel,
6
7      output reg out
8  );
9
10 always@(*)
11     if(sel == 3'b000)
12         out = in0;
13     else if(sel == 3'b001)
14         out = in1;
15     else if(sel == 3'b010)
16         out = in2;
17     else if(sel == 3'b011)
18         out = in3;
19     else if(sel == 3'b100)
20         out = in4;
21     else if(sel == 3'b101)
22         out = in5;
23     else if(sel == 3'b110)
24         out = in6;
25     else
26         out = in7;
27
28 endmodule
```

方法二: `case`

```

1  `timescale 1ns / 1ps
2
3  module mux8_2(
4      input wire in0,in1,in2,in3,in4,in5,in6,in7,
5      input wire [2:0] sel,
6
7      output reg out
8  );
9
10 always@(*)
11     case(sel)
12         3'b000 : out = in0;
13         3'b001 : out = in1;
14         3'b010 : out = in2;
15         3'b011 : out = in3;
16         3'b100 : out = in4;
17         3'b101 : out = in5;
18         3'b110 : out = in6;
19         3'b111 : out = in7;
20         default : out = 1'bx;
21     endcase
22
23 endmodule

```

方法三:

```

1  `timescale 1ns / 1ps
2
3  module mux8_3(
4      input wire [7:0] in,
5      input wire [2:0] sel,
6
7      output wire out
8  );
9
10 assign out = in[sel];
11
12 endmodule

```

仿真源文件截图


(运行部分以方法二为例)

```


1  `timescale 1ns / 1ps
2
3  module tb_mux8();
4
5  reg in0,in1,in2,in3,in4,in5,in6,in7;
6  reg [2:0]sel;
7  wire out;
8
9  initial
10 begin
11     in0 = 0;
12     in1 = 0;
13     in2 = 0;
14     in3 = 0;
15     in4 = 0;
16     in5 = 0;
17     in6 = 0;
18     in7 = 0;
19     sel <= 3'b000;
20 end
21
22 always #10 in0 <= {$random} % 2;
23 always #10 in1 <= {$random} % 2;
24 always #10 in2 <= {$random} % 2;
25 always #10 in3 <= {$random} % 2;
26 always #10 in4 <= {$random} % 2;
27 always #10 in5 <= {$random} % 2;
28 always #10 in6 <= {$random} % 2;
29 always #10 in7 <= {$random} % 2;
30 always #10 sel <= {$random} % 8;
31
32 //mux8_1 mux_8_1_inst(
33 //     .in0(in0),
34 //     .in1(in1),
35 //     .in2(in2),
36 //     .in3(in3),
37 //     .in4(in4),
38 //     .in5(in5),
39 //     .in6(in6),
40 //     .in7(in7),
41 //     .sel(sel),
42 //     .out(out)
43 //);
44 mux8_2 mux_8_2_inst(
45     .in0(in0),
46     .in1(in1),
47     .in2(in2),
48     .in3(in3),
49     .in4(in4),
50     .in5(in5),
51     .in6(in6),
52     .in7(in7),
53     .sel(sel),
54     .out(out)
55 );
56 //mux8_3 mux_8_3_inst
57 //(
58 //     .in({in0, in1, in2, in3, in4, in5, in6, in7}),
59 //     .sel(sel),
60 //     .out(out)
61 //);
62 endmodule

```

仿真运行结果截图



电路图



Lab1-3 3-8译码器


设计源文件截图

```
1  `timescale 1ns / 1ps
2
3  module decoder38(
4      input wire [2:0] in,
5
6      output reg [7:0] out
7  );
8      always@(*)
9          case(in)
10             3'b000: out = 8'b0000_0001;
11             3'b001: out = 8'b0000_0010;
12             3'b010: out = 8'b0000_0100;
13             3'b011: out = 8'b0000_1000;
14             3'b100: out = 8'b0001_0000;
15             3'b101: out = 8'b0010_0000;
16             3'b110: out = 8'b0100_0000;
17             3'b111: out = 8'b1000_0000;
18             default:out = 8'b1111_1111;
19         endcase
20     endmodule
21
```

仿真源文件截图

```
1  `timescale 1ns / 1ps
2
3  module tb_decoder38();
4      reg [2:0]in;
5      wire [7:0]out;
6
7      initial
8          begin
9              in <= 3'b000;
10             end
11
12     always #10 in <= {$random} % 8;
13
14     decoder38 decoder38_inst
15     (
16         .in(in),
17         .out(out)
18     );
19 endmodule
20
```

仿真运行结果截图



电路图

