# 电子技术实验 FPGA第一次作业

## FPGA简单代码编写

UNIkeEN

## Lab1-2 8选1数据选择器

#### 设计源文件截图

方法一: if-else

```
1 `timescale 1ns / 1ps
input wire in0,in1,in2,in3,in4,in5,in6,in7,
      input wire [2:0] sel,
5
6
7
       output reg out
8
       );
9
11  if(sel == 3'b000)
12
         out = in0;
13 else if(sel == 3'b001)
14
        out = in1;
15 else if(sel == 3'b010)
16
         out = in2;
17 = else if(sel == 3'b011)
          out = in3;
18
19 else if(sel == 3'b100)
20
         out = in4;
21 \( \text{else if(sel == 3'b101)} \)
22
          out = in5;
     else if(sel == 3'b110)
23 🖯
24
          out = in6;
25
      else
26 🚊
          out = in7;
28 \stackrel{.}{\ominus} endmodule
```

方法二: case

```
1 `timescale 1ns / 1ps
 2
 3 ⊨ module mux8_2(
         input wire in0,in1,in2,in3,in4,in5,in6,in7,
 4
 5
        input wire [2:0] sel,
 6
 7
        output reg out
 8
        );
 9
10 \(\begin{aligned}
\hat{\text{always@(*)}}
\end{aligned}
11 case(sel)
           3'b000 : out = in0;
12
            3'b001 : out = in1;
13
14
            3'b010 : out = in2;
15
            3'b011 : out = in3;
            3'b100 : out = in4;
16
            3'b101 : out = in5;
17
18
            3'b110 : out = in6;
            3'b111 : out = in7;
19
20
            default : out = 1'bx;
21 🖨
       endcase
22
23 endmodule
```

#### 方法三:


#### 仿真源文件截图

(运行部分以方法二为例)


```
1 `timescale 1ns / 1ps
   2
   3 

module tb_mux8();
   5 reg in0,in1,in2,in3,in4,in5,in6,in7;
   6
            reg [2:0]sel;
   7
            wire out;
   8
   9 initial
10 🖯
                       begin
                        in0 = 0;
11
12
                        in1 = 0;
                        in2 = 0;
13
                       in3 = 0;
14
                        in4 = 0;
15
16
                        in5 = 0;
17
                        in6 = 0;
                        in7 = 0;
18
                       sel <= 3'b000;
19
20 🗎
                        end
21
22 | always #10 in0 <= {$random} % 2;
23 | always #10 in1 <= {$random} % 2;
            always #10 in2 <= {$random} % 2;
            always #10 in3 <= {$random} % 2;
25
26 | always #10 in4 <= {$random} % 2;
27 always #10 in5 <= {$random} % 2;
28 | always #10 in6 <= {$random} % 2;
29 | always #10 in7 <= {$random} % 2;
30 | always #10 sel <= {$random} % 8;
31
32 \(\begin{aligned}
\begin{aligned}
\begin{al
33 | //
                             .in0(in0),
34
          1//
                             .in1(in1),
35 //
                           .in2(in2),
36 : //
                            .in3(in3),
                            .in4(in4),
37 //
38 : //
                             .in5(in5),
39 : //
                             .in6(in6),
40 //
                             .in7(in7),
         1//
41
                              .sel(sel),
42 //
                              .out(out)
43 \( \begin{aligned} \( // \end{aligned} \);
44 mux8_2 mux_8_2_inst(
                      .in0(in0),
45
46
                        .in1(in1),
47
                        .in2(in2),
                        .in3(in3),
48
                         .in4(in4),
49
50
                         .in5(in5),
                         .in6(in6),
51
52
                        .in7(in7),
53
                         .sel(sel),
54
                         .out(out)
55 :);
56 | //mux8_3 mux_8_3_inst
57 : //(
          //
                              .in({in0, in1, in2, in3, in4, in5, in6, in7}),
58
59
           //
                               .sel(se),
                              .out(out)
60 //
61 () //);
62 endmodule
```

## 仿真运行结果截图



## 电路图



### Lab1-3 3-8译码器


#### 设计源文件截图

```
1 `timescale 1ns / 1ps
2
 3 ⊨ module decoder38(
 4
      input wire [2:0] in,
 5
 6
      output reg [7:0] out
 7
       );
 8 🚊
      always@(*)
9 🗦
          case(in)
               3'b000: out = 8'b0000_0001;
10
               3'b001: out = 8'b0000_0010;
11
               3'b010: out = 8'b0000_0100;
12
               3'b011: out = 8'b0000_1000;
13
               3'b100: out = 8'b0001_0000;
14
15
               3'b101: out = 8'b0010 0000;
16
               3'b110: out = 8'b0100_0000;
               3'b111: out = 8'b1000 0000;
17
               default:out = 8'b1111 1111;
18
19 endcase
20 endmodule
21
```

#### 仿真源文件截图

```
1 `timescale 1ns / 1ps
 3 ⊨ module tb decoder38();
 4 reg [2:0]in;
 5 | wire [7:0]out;
 6
 7 ⊝ initial
 9
      in <= 3'b000;
10 🚊 end
11
12 | always #10 in <= {$random} % 8;
13
14 decoder38 decoder38_inst
15 (
16
       .in(in),
17
       .out(out)
18 );
19 🚊 endmodule
```

#### 仿真运行结果截图



## 电路图

