Skip to content

Fix issues when trying to parameterize Verilog modules #1452

Fix issues when trying to parameterize Verilog modules

Fix issues when trying to parameterize Verilog modules #1452

Re-run triggered November 1, 2023 19:59
Status Failure
Total duration 41m 45s
Artifacts

push.yml

on: pull_request
Matrix: ghdl
Matrix: lin
Matrix: nvc
Matrix: win
🐍 black
30s
🐍 black
🚀 Deploy
0s
🚀 Deploy
Fit to window
Zoom out
Zoom in

Annotations

5 errors
🛳️ Container · 311-vcomponents · mcode
Process completed with exit code 255.
🛳️ Container · 311-acceptance · llvm
Process completed with exit code 255.
🐍 black
Process completed with exit code 1.
🐧 Ubuntu · 311-lint
Process completed with exit code 1.
🟦 Windows · nightly · 310-lint
Process completed with exit code 1.