Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Map [NNRT-824]LeakyRelu/[NNRT-817]LogicalOr/And/[NNRT-831]GatherNd #1

Merged
merged 1 commit into from
Jan 19, 2021

Conversation

liyuenan2333
Copy link
Contributor

@liyuenan2333 liyuenan2333 commented Jan 12, 2021

[NNRT-824]LeakyRelu/[NNRT-817]LogicalOr/And/[NNRT-831]GatherNd

Signed-off-by: yuenan.li <yuenan.li@verisilicon.com>
@hawk081 hawk081 merged commit 92e62e7 into VeriSilicon:main Jan 19, 2021
ayounes-synaptics added a commit to syna-synap/TIM-VX that referenced this pull request Jan 10, 2024
Co-authored-by: Xiaomei Shang <xiaomei.shang@synaptics.com>
ayounes-synaptics added a commit to synaptics-synap/TIM-VX that referenced this pull request Jun 5, 2024
Co-authored-by: Xiaomei Shang <xiaomei.shang@synaptics.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants