Skip to content
View Yingyu18's full-sized avatar

Block or report Yingyu18

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. 5-Stage-Pipeline-CPU 5-Stage-Pipeline-CPU Public

    使用Verilog HDL與Modelsim模擬器,以ALU Design 為基礎,設計一個Pipelined MIPS-Lite CPU,內含16道指令(add, sub, and, or, sll, slt, lw, sw, beq, bne, j, multu, mfhi, mflo, nop)。

    Verilog 3

  2. PipelinedARM PipelinedARM Public

    Forked from yasnakateb/PipelinedARM

    💎 A 32-bit ARM Processor Implementation in Verilog HDL

    Verilog

  3. remote-assignments remote-assignments Public

    aws2023_remote_hw1

    JavaScript

  4. week2 week2 Public

    Forked from zku-cohort-4/week2

    week 2 coding assignment

    JavaScript

  5. system-design-101 system-design-101 Public

    Forked from ByteByteGoHq/system-design-101

    Explain complex systems using visuals and simple terms. Help you prepare for system design interviews.

  6. 2023THDLBackend- 2023THDLBackend- Public

    JavaScript