Skip to content

Issues: YosysHQ/eqy

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

9 Open 16 Closed
9 Open 16 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Support for UDP?
#58 opened Mar 20, 2024 by maliberty
8
Unclear error reporting in the presence of multiple conflicting drivers
#57 opened Mar 17, 2024 by maliberty
11
eqy stuck in infinite loop with gate design primitives (Xilinx gates) as blackboxes
#55 opened Feb 17, 2024 by xtofalex
2
Recode sections are matched against the post-combine gold design but applied to the pre-combine gold design.
#50 opened Oct 25, 2023 by jix
Improve error message when encountering unmapped memories in a partition solved and using SBY
#42 opened Sep 13, 2023 by jix
Default partitioning of eqy fails to prove equivalence for circuit containing only "eq" and "neq", but succeeds if output is turned into internal wire
#47 opened Aug 21, 2023 by edwintorok
4
Unrelated cells sharing the same name can cause conflicting drivers in an amended partition (triggerd by the default ghdl-yosys-plugin output)
#37 opened Jun 18, 2023 by fayalalebrun
5
Report: Partition Overview
#17 opened Nov 24, 2022 by clairexen
Module patterns should actually be arbitrary hierarchical prefixes/contexts
#7 opened Oct 14, 2022 by clairexen
ProTip! Mix and match filters to narrow down what you’re looking for.