From: 14 May 2024 - To: 26 September 2024
Total Time: 162 hrs 8 mins
Rust 51 hrs 3 mins >>>>>>>>----------------- 30.93 %
C 35 hrs 52 mins >>>>>-------------------- 21.73 %
C++ 22 hrs 24 mins >>>---------------------- 13.58 %
Python 12 hrs 4 mins >>----------------------- 07.31 %
Makefile 6 hrs 33 mins >------------------------ 03.97 %
SystemVerilog 6 hrs 27 mins >------------------------ 03.91 %
PHP 4 hrs 29 mins >------------------------ 02.72 %
Text 4 hrs 26 mins >------------------------ 02.69 %
Assembly 3 hrs 41 mins >------------------------ 02.24 %
HTML 3 hrs 19 mins >------------------------ 02.01 %
❌
Aprendendo Rust
Student of Computer Engineering at Cin-UFPE - Recife, PE
-
Cin - UFPE
- Pernambuco, Brazil
-
00:10
(UTC -03:00) - @luizgust132
- https://wwws.cnpq.br/cvlattesweb/PKG_MENU.menu?f_cod=9BE1CB7290E0651ABE632E09EFE10191#
- in/luiz-gustavo-a545b8317
- https://www.cvkeep.com/cv/0c0f3e428fabaecc06a7e7780e659d0e
Highlights
- Pro
Pinned Loading
-
-
Projeto_IH_RISC-V
Projeto_IH_RISC-V PublicForked from nathaliafab/Projeto_IH_RISC-V
Arquivos base para o projeto da disciplina Infraestrutura de Hardware (IF674) no CIn-UFPE.
SystemVerilog
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.