


# 6502 Reference Guide

MOS TECHNOLOGY


ALEX BUSMAN

## 6502 INSTRUCTION SET

### PROGRAMMING MODEL



## STACK AND MEMORY LAYOUT



## INTERRUPT VECTOR LOCATIONS

|                |   |
|----------------|---|
| \$FFFE, \$FFFF | IRQ/BRK: Interrupt Request or Break     |
| \$FFFC, \$FFFD | RESET: Power-On (POR) or External Reset |
| \$FFFA, \$FFFB | NMI: Non-maskable Interrupt             |

## NOTATION USED IN INSTRUCTION SET SUMMARY

### CPU Register Notation

Accumulator – A or a  
 Index Register X – X or x  
 Index Register Y – Y or y  
 Stack Pointer – SP, sp, or s  
 Program Counter – PC, pc, or p  
 Status Register/Condition Code Register – SR, CCR, c

### Explanation of Italic Expressions in Source Form Column

*opr8i* – 8-bit immediate value  
*opr8a* – 8-bit address used with zero page address mode  
*opr16a* – 16-bit address value  
*opr8* – Any integer in the range -128 ... +127  
*opr16* – Any integer in the range -32,768 ... +65,535  
*xy* – Index X or Index Y

### Operators

+ – Addition  
 - – Subtraction  
 · – Logical AND  
 + – Logical OR (inclusive)  
 $\oplus$  – Logical exclusive OR  
 : – Concatenate  
 $\Rightarrow$  – Transfer

## Address Mode Notation

|        |   |  |
|--------|---|--|
| ACC    | – | Accumulator; no operands; operation performed on accumulator.            |
| IMP    | – | Implied; no operands in object code                                      |
| IMM    | – | Immediate; operand in object code  |
| ZER    | – | Zero Page; operand is the lower byte of an address from \$0000 to \$00FF |
| ABS    | – | Absolute; operand is a 16-bit address                                    |
| REL    | – | Two's complement relative offset; for branch instructions                |
| IDX1   | – | 8-bit signed offset from X or Y; 1 extension byte                        |
| IDX2   | – | 16-bit signed offset from X or Y; 2 extensions bytes                     |
| [IDX1] | – | Indexed-indirect; 8-bit offset from X or Y                               |


## Machine Coding

|    |   |   |
|----|---|---|
| ee | – | High-order byte of a 16-bit constant offset for indexed addressing.   |
| ff | – | Low-order eight bits of an 8-bit signed constant offset for indexed addressing, or low-order byte of a 16-bit constant offset for indexed addressing. |
| hh | – | High-order byte of a 16-bit address.  |
| ii | – | 8-bit immediate data value.   |
| ll | – | Low-order byte of a 16-bit extended address.  |
| rr | – | Signed relative offset \$80 (-128) to \$7F (+127). Offset relative to the byte following the relative offset byte.                                    |
| zz | – | 8-bit zero page address \$0000 to \$00FF. (High byte assumed to be \$00).   |




## Condition Codes Columns

|   |   |                                       |
|---|---|---------------------------------------|
| – | – | Status bit not affected by operation. |
| 0 | – | Status bit cleared by operation.      |
| 1 | – | Status bit set by operation.          |
| Δ | – | Status bit affected by operation.     |

# INSTRUCTION SET SUMMARY

| Source Form  | Operation  | Addr. Mode  | Machine Coding (hex)  | B D I | N Z V C                       | Cycles                                  |
|--|--|---|---|-------|-------------------------------|---|
| ADC #opr8i<br>ADC opr8a<br>ADC opr16a<br>ADC oprx8,x<br>ADC oprx16,x<br>ADC oprx16,y<br>ADC (opr8,x)<br>ADC (opr8),y | $(A) + (M) + C \Rightarrow A$<br>Add Memory to Accumulator with Carry  | IMM<br>ZER<br>ABS<br>IDX1<br>IDX2<br>IDX2<br>[IDX1]<br>[IDX1] | 69 ii<br>65 zz<br>6D hh ll<br>75 ff<br>7D ee ff<br>79 ee ff<br>61 ff<br>71 ff | ---   | $\Delta \Delta \Delta \Delta$ | 2<br>3<br>4<br>4<br>4*<br>4*<br>6<br>5* |
| AND #opr8i<br>AND opr8a<br>AND opr16a<br>AND oprx8,x<br>AND oprx16,x<br>AND oprx16,y<br>AND (opr8,x)<br>AND (opr8),y | $(A) \cdot (M) \Rightarrow A$<br>AND Memory with Accumulator   | IMM<br>ZER<br>ABS<br>IDX1<br>IDX2<br>IDX2<br>[IDX1]<br>[IDX1] | 29 ii<br>25 zz<br>2D hh ll<br>35 ff<br>3D ee ff<br>39 ee ff<br>21 ff<br>31 ff | ---   | $\Delta \Delta --$            | 2<br>3<br>4<br>4<br>4*<br>4*<br>6<br>5* |
| ASL A<br>ASL opr8a<br>ASL opr16a<br>ASL oprx8,x<br>ASL oprx16,x  | <br>Arithmetic Shift Left (Memory or A) | ACC<br>ZER<br>ABS<br>IDX1<br>IDX2                             | 0A<br>06 zz<br>0E hh ll<br>16 ff<br>1E ee ff                                  | ---   | $\Delta \Delta - \Delta$      | 2<br>5<br>6<br>6<br>7                   |
| BCC rel8   | Branch if Carry Clear (if C = 0)   | REL   | 90 rr   | ---   | ----                          | 2**                                     |
| BCS rel8   | Branch if Carry Set (if C = 1)   | REL   | B0 rr   | ---   | ----                          | 2**                                     |
| BEQ rel8   | Branch if Equal (if Z = 1)   | REL   | F0 rr   | ---   | ----                          | 2**                                     |
| BIT opr8a<br>BIT opr16a  | $(A) \cdot (M)$<br>Test Bits in Memory with Accumulator  | ZER<br>ABS  | 24 zz<br>2C hh ll   | ---   | $\Delta \Delta \Delta -$      | 3<br>4                                  |
| BMI rel8   | Branch if Minus (if N = 1)   | REL   | 30 rr   | ---   | ----                          | 2**                                     |
| BNE rel8   | Branch if Not Equal (if Z = 0)   | REL   | D0 rr   | ---   | ----                          | 2**                                     |
| BPL rel8   | Branch if Plus (if N = 0)  | REL   | 10 rr   | ---   | ----                          | 2**                                     |
| BRK  | Force Break  | IMP   | 00  | 1-1   | ----                          | 7                                       |
| BVC rel8   | Branch if Overflow Bit Clear (if V = 0)  | REL   | 50 rr   | ---   | ----                          | 2**                                     |
| BVS rel8   | Branch if Overflow Bit Set (if V = 1)  | REL   | 70 rr   | ---   | ----                          | 2**                                     |
| CLC  | $0 \Rightarrow C$<br>Clear Carry Flag  | IMP   | 18  | ---   | ---0                          | 2                                       |
| CLD  | $0 \Rightarrow D$<br>Clear Decimal Mode  | IMP   | D8  | -0-   | ----                          | 2                                       |
| CLI  | $0 \Rightarrow I$<br>Clear Interrupt Disable Bit   | IMP   | 58  | --0   | ----                          | 2                                       |
| CLV  | $0 \Rightarrow V$<br>Clear Overflow Flag   | IMP   | B8  | ---   | --0-                          | 2                                       |
| CMP #opr8i<br>CMP opr8a<br>CMP opr16a<br>CMP oprx8,x<br>CMP oprx16,x<br>CMP oprx16,y<br>CMP (opr8,x)<br>CMP (opr8),y | $(A) - (M)$<br>Compare Memory with Accumulator   | IMM<br>ZER<br>ABS<br>IDX1<br>IDX2<br>IDX2<br>[IDX1]<br>[IDX1] | C9 ii<br>C5 zz<br>CD hh ll<br>D5 ff<br>DD ee ff<br>D9 ee ff<br>C1 ff<br>D1 ff | ---   | $\Delta \Delta \Delta -$      | 2<br>3<br>4<br>4<br>4*<br>4*<br>6<br>5* |

| Source Form  | Operation   | Addr. Mode  | Machine Coding (hex)  | B D I | N Z V C | Cycles                                  |
|--|---|---|---|-------|---------|---|
| CPX #opr8i<br>CPX opr8a<br>CPX opr16a  | (X) – (M)<br>Compare Memory and Index X   | IMM<br>ZER<br>ABS   | E0 ii<br>E4 zz<br>EC hh ll  | ---   | Δ Δ Δ – | 2<br>3<br>4                             |
| CPY #opr8i<br>CPY opr8a<br>CPY opr16a  | (Y) – (M)<br>Compare Memory and Index Y   | IMM<br>ZER<br>ABS   | C0 ii<br>C4 zz<br>CC hh ll  | ---   | Δ Δ Δ – | 2<br>3<br>4                             |
| DEC opr8a<br>DEC opr16a<br>DEC oprx8,x<br>DEC oprx16,x   | (M) – \$01 ⇒ M<br>Decrement Memory by 1   | ZER<br>ABS<br>IDX1<br>IDX2                                    | C6 zz<br>CE hh ll<br>D6 ff<br>DE ee ff  | ---   | Δ Δ --  | 5<br>6<br>6<br>7                        |
| DEX  | (X) – \$01 ⇒ X<br>Decrement Index X by 1  | IMP   | CA  | ---   | Δ Δ --  | 2                                       |
| DEY  | (Y) – \$01 ⇒ Y<br>Decrement Index Y by 1  | IMP   | 88  | ---   | Δ Δ --  | 2                                       |
| EOR #opr8i<br>EOR opr8a<br>EOR opr16a<br>EOR oprx8,x<br>EOR oprx16,x<br>EOR oprx16,y<br>EOR (oprx8,x)<br>EOR (oprx8),y | (A) ⊕ (M) ⇒ A<br>Exclusive-OR Memory with Accumulator   | IMM<br>ZER<br>ABS<br>IDX1<br>IDX2<br>IDX2<br>[IDX1]<br>[IDX1] | 49 ii<br>45 zz<br>4D hh ll<br>55 ff<br>5D ee ff<br>59 ee ff<br>41 ff<br>51 ff | ---   | Δ Δ --  | 2<br>3<br>4<br>4<br>4*<br>4*<br>6<br>5* |
| INC opr8a<br>INC opr16a<br>INC oprx8,x<br>INC oprx16,x   | (M) + \$01 ⇒ M<br>Increment Memory by 1   | ZER<br>ABS<br>IDX1<br>IDX2                                    | E6 zz<br>EE hh ll<br>F6 ff<br>FE ee ff  | ---   | Δ Δ --  | 5<br>6<br>6<br>7                        |
| INX  | (X) + \$01 ⇒ X<br>Increment Index X by 1  | IMP   | E8  | ---   | Δ Δ --  | 2                                       |
| INY  | (Y) + \$01 ⇒ Y<br>Increment Index Y by 1  | IMP   | C8  | ---   | Δ Δ --  | 2                                       |
| JMP opr16a<br>JMP (opr16a)   | Jump to New Location<br>Routine Address ⇒ PC  | ABS<br>IND  | 4C hh ll<br>6C ee ff  | ---   | ----    | 3<br>5                                  |
| JSR opr16a   | Jump to Subroutine Saving Return Address<br>(SP) – 2 ⇒ SP<br>RTN <sub>HI</sub> :RTN <sub>LO</sub> ⇒ M <sub>(SP)</sub> :M <sub>(SP+1)</sub><br>Subroutine address ⇒ PC | ABS   | 20 hh ll  | ---   | ----    | 6                                       |
| LDA #opr8i<br>LDA opr8a<br>LDA opr16a<br>LDA oprx8,x<br>LDA oprx16,x<br>LDA oprx16,y<br>LDA (oprx8,x)<br>LDA (oprx8),y | (M) ⇒ A<br>Load Accumulator with Memory   | IMM<br>ZER<br>ABS<br>IDX1<br>IDX2<br>IDX2<br>[IDX1]<br>[IDX1] | A9 ii<br>A5 zz<br>AD hh ll<br>B5 ff<br>BD ee ff<br>B9 ee ff<br>A1 ff<br>B1 ff | ---   | Δ Δ --  | 2<br>3<br>4<br>4<br>4*<br>4*<br>6<br>5* |
| LDX #opr8i<br>LDX opr8a<br>LDX opr16a<br>LDX oprx8,y<br>LDX oprx16,y   | (M) ⇒ X<br>Load Index X with Memory   | IMM<br>ZER<br>ABS<br>IDX1<br>IDX2                             | A2 ii<br>A6 zz<br>AE hh ll<br>B6 ff<br>BE ee ff                               | ---   | Δ Δ --  | 2<br>3<br>4<br>4<br>4*                  |

| Source Form  | Operation   | Addr. Mode  | Machine Coding (hex)  | B D I                  | N Z V C                       | Cycles                                  |
|--|---|---|---|------------------------|-------------------------------|---|
| LDY #opr8i<br>LDY opr8a<br>LDY opr16a<br>LDY oprx8,x<br>LDY oprx16,x   | (M) $\Rightarrow$ Y<br>Load Index Y with Memory   | IMM<br>ZER<br>ABS<br>IDX1<br>IDX2                             | A0 ii<br>A4 zz<br>AC hh ll<br>B4 ff<br>BC ee ff                               | ---                    | $\Delta \Delta --$            | 2<br>3<br>4<br>4<br>4*                  |
| LSR A<br>LSR opr8a<br>LSR opr16a<br>LSR oprx8,x<br>LSR oprx16,x  | <br>Logical Shift Right  | ACC<br>ZER<br>ABS<br>IDX1<br>IDX2                             | 4A<br>46 zz<br>4E hh ll<br>56 ff<br>5E ee ff                                  | ---                    | $-\Delta -\Delta$             | 2<br>5<br>6<br>6<br>7                   |
| NOP  | No Operation  | IMP   | EA  | ---                    | ----                          | 2                                       |
| ORA #opr8i<br>ORA opr8a<br>ORA opr16a<br>ORA oprx8,x<br>ORA oprx16,x<br>ORA oprx16,y<br>ORA (oprx8,x)<br>ORA (oprx8),y | (A) + (M)<br>Logical OR Memory with Accumulator   | IMM<br>ZER<br>ABS<br>IDX1<br>IDX2<br>IDX2<br>[IDX1]<br>[IDX1] | 09 ii<br>05 zz<br>0D hh ll<br>15 ff<br>1D ee ff<br>19 ee ff<br>01 ff<br>11 ff | ---                    | $\Delta \Delta --$            | 2<br>3<br>4<br>4<br>4*<br>4*<br>6<br>5* |
| PHA  | (SP) - 1 $\Rightarrow$ SP<br>(A) $\Rightarrow$ M <sub>(SP)</sub><br>Push Accumulator on Stack   | IMP   | 48  | ---                    | ----                          | 3                                       |
| PHP  | (SP) - 1 $\Rightarrow$ SP<br>(SR) $\Rightarrow$ M <sub>(SP)</sub><br>Push Processor Status on Stack   | IMP   | 08  | ---                    | ----                          | 3                                       |
| PLA  | M <sub>(SP)</sub> $\Rightarrow$ A<br>(SP) + 1 $\Rightarrow$ SP<br>Pull Accumulator from Stack   | IMP   | 68  | ---                    | $\Delta \Delta --$            | 4                                       |
| PLP  | M <sub>(SP)</sub> $\Rightarrow$ SR<br>(SP) + 1 $\Rightarrow$ SP<br>Pull Processor Status from Stack   | IMP   | 28  | ---                    | $\Delta \Delta --$            | 4                                       |
| ROL A<br>ROL opr8a<br>ROL opr16a<br>ROL oprx8,x<br>ROL oprx16,x  | <br>Rotate Left through Carry  | ACC<br>ZER<br>ABS<br>IDX1<br>IDX2                             | 2A<br>26 zz<br>2E hh ll<br>36 ff<br>3E ee ff                                  | ---                    | $\Delta \Delta -\Delta$       | 2<br>5<br>6<br>6<br>7                   |
| ROR A<br>ROR opr8a<br>ROR opr16a<br>ROR oprx8,x<br>ROR oprx16,x  | <br>Rotate Right through Carry   | ACC<br>ZER<br>ABS<br>IDX1<br>IDX2                             | 6A<br>66 zz<br>6E hh ll<br>76 ff<br>7E ee ff                                  | ---                    | $\Delta \Delta -\Delta$       | 2<br>5<br>6<br>6<br>7                   |
| RTI  | M <sub>(SP)</sub> $\Rightarrow$ SR; (SP) + 1 $\Rightarrow$ SP<br>M <sub>(SP)</sub> :M <sub>(SP+1)</sub> $\Rightarrow$ PC <sub>HI</sub> :PC <sub>LO</sub> ; (SP) + 2 $\Rightarrow$ SP<br>Return from Interrupt | IMP   | 40  | $\Delta \Delta \Delta$ | $\Delta \Delta \Delta \Delta$ | 6                                       |
| RTS  | M <sub>(SP)</sub> :M <sub>(SP+1)</sub> $\Rightarrow$ PC <sub>HI</sub> :PC <sub>LO</sub> ; (SP) + 2 $\Rightarrow$ SP<br>Return from Subroutine   | IMP   | 60  | ---                    | ----                          | 6                                       |

| Source Form  | Operation   | Addr. Mode  | Machine Coding (hex)  | B D I | N Z V C | Cycles                                  |
|--|---|---|---|-------|---------|---|
| SBC #opr8i<br>SBC opr8a<br>SBC opr16a<br>SBC oprx8,x<br>SBC oprx16,x<br>SBC oprx16,y<br>SBC (oprx8,x)<br>SBC (oprx8),y | (A) – (M) – (C) ⇒ A<br>Subtract Memory from A with Borrow | IMM<br>ZER<br>ABS<br>IDX1<br>IDX2<br>IDX2<br>[IDX1]<br>[IDX1] | E9 ii<br>E5 zz<br>ED hh ll<br>F5 ff<br>FD ee ff<br>F9 ee ff<br>E1 ff<br>F1 ff | ---   | Δ Δ Δ Δ | 2<br>3<br>4<br>4<br>4*<br>4*<br>6<br>5* |
| SEC  | 1 ⇒ C<br>Set Carry Flag                                   | IMP   | 38  | ---   | ---1    | 2                                       |
| SED  | 1 ⇒ D<br>Set Decimal Mode                                 | IMP   | F8  | -1-   | ----    | 2                                       |
| SEI  | 1 ⇒ I<br>Set Interrupt Disable Bit                        | IMP   | 78  | --1   | ----    | 2                                       |
| STA opr8a<br>STA opr16a<br>STA oprx8,x<br>STA oprx16,x<br>STA oprx16,y<br>STA (oprx8,x)<br>STA (oprx8),y               | (A) ⇒ M<br>Store Accumulator in Memory                    | ZER<br>ABS<br>IDX1<br>IDX2<br>IDX2<br>[IDX1]<br>[IDX1]        | 85 zz<br>8D hh ll<br>95 ff<br>9D ee ff<br>99 ee ff<br>81 ff<br>91 ff          | ---   | ----    | 3<br>4<br>4<br>5<br>5<br>6<br>6         |
| STX opr8a<br>STX opr16a<br>STX oprx8,y   | (X) ⇒ M<br>Store Index X in Memory                        | ZER<br>ABS<br>IDX1  | 86 zz<br>8E hh ll<br>96 ff  | ---   | ----    | 3<br>4<br>4                             |
| STY opr8a<br>STY opr16a<br>STY oprx8,x   | (Y) ⇒ M<br>Store Index Y in Memory                        | ZER<br>ABS<br>IDX1  | 84 zz<br>8C hh ll<br>94 ff  | ---   | ----    | 3<br>4<br>4                             |
| TAX  | (A) ⇒ X<br>Transfer Accumulator to Index X                | IMP   | AA  | ---   | Δ Δ --  | 2                                       |
| TAY  | (A) ⇒ Y<br>Transfer Accumulator to Index Y                | IMP   | A8  | ---   | Δ Δ --  | 2                                       |
| TSX  | (SP) ⇒ X<br>Transfer Stack Pointer to Index X             | IMP   | BA  | ---   | Δ Δ --  | 2                                       |
| TXA  | (X) ⇒ A<br>Transfer Index X to Accumulator                | IMP   | 8A  | ---   | Δ Δ --  | 2                                       |
| TXS  | (X) ⇒ SP<br>Transfer Index X to Stack Pointer             | IMP   | 9A  | ---   | Δ Δ --  | 2                                       |
| TYA  | (Y) ⇒ A<br>Transfer Index Y to Accumulator                | IMP   | 98  | ---   | Δ Δ --  | 2                                       |

\* Add 1 to cycles if page boundary is crossed

\*\* Add 1 to cycles if branch occurs on same page; Add 2 to cycles if branch occurs on different page.