
# 6502 Reference Guide


MOS TECHNOLOGY
ALEX BUSMAN

# 6502 INSTRUCTION SET

## PROGRAMMING MODEL



#### STACK AND MEMORY LAYOUT



### INTERRUPT VECTOR LOCATIONS

\$FFFE, \$FFFF IRQ/BRK: Interrupt Request or Break \$FFFC, \$FFFD RESET: Power-On (POR) or External Reset

\$FFFA, \$FFFB NMI: Non-maskable Interrupt

#### NOTATION USED IN INSTRUCTION SET SUMMARY

### **CPU Register Notation**

Accumulator - A or a

Index Register X – X or x

Index Register Y – Y or y

Stack Pointer – SP, sp, or s

Program Counter – PC, pc, or p

Status Register/Condition Code Register – SR, CCR, c

## Explanation of Italic Expressions in Source Form Column

opr8i – 8-bit immediate value

opr8a - 8-bit address used with zero page address mode

opr16a – 16-bit address value

oprx8 - Any integer in the range -128 ... +127

*oprx16* – Any integer in the range -32,768 ... +65,535

xy - Index X or Index Y

## Operators

+ - Addition

- - Subtraction

· - Logical AND

+ - Logical OR (inclusive)

⊕ – Logical exclusive OR

: - Concatenate

⇒ – Transfer

#### Address Mode Notation

ACC – Accumulator; no operands; operation performed on accumulator.

IMP – Implied; no operands in object code

IMM – Immediate; operand in object code

ZER - Zero Page; operand is the lower byte of an address from \$0000 to \$00FF

ABS – Absolute; operand is a 16-bit address

REL – Two's complement relative offset; for branch instructions

IDX1 - 8-bit signed offset from X or Y; 1 extension byte

IDX2 – 16-bit signed offset from X or Y; 2 extensions bytes

[IDX1] - Indexed-indirect; 8-bit offset from X or Y

### **Machine Coding**

ee - High-order byte of a 16-bit constant offset for indexed addressing.

Low-order eight bits of an 8-bit signed constant offset for indexed addressing, or low-order byte of a 16-bit constant offset for indexed addressing.

hh - High-order byte of a 16-bit address.

ii – 8-bit immediate data value.

11 - Low-order byte of a 16-bit extended address.

- Signed relative offset \$80 (-128) to \$7F (+127). Offset relative to the byte following the relative offset byte.

ZZ – 8-bit zero page address \$0000 to \$00FF. (High byte assumed to be \$00).

#### **Condition Codes Columns**

Status bit not affected by operation.

0 - Status bit cleared by operation.

1 - Status bit set by operation.

 $\Delta$  – Status bit affected by operation.

## INSTRUCTION SET SUMMARY

		Addr.	Machine	T	l	
Source Form	Operation	Mode	Coding (hex)	BDI	NZVC	Cycles
ADC #opr8i	$(A) + (M) + C \Rightarrow A$	IMM	69 ii		ΔΔΔΔ	2
ADC opr8a	Add Memory to Accumulator with Carry	ZER	65 zz			3
ADC opr16a	·	ABS	6D hh ll			4
ADC oprx8,x		IDX1	75 ff			4
ADC oprx16,x		IDX2	7D ee ff			4*
ADC oprx16,y		IDX2	79 ee ff			4*
ADC (oprx8,x)		[IDX1]	61 ff			6
ADC (oprx8),y		[IDX1]	71 ff			5*
AND #opr8i	$(A) \cdot (M) \Rightarrow A$	IMM	29 ii		ΔΔ	2
AND opr8a	AND Memory with Accumulator	ZER	25 zz			3
AND opr16a	,	ABS	2D hh ll			4
AND oprx8,x		IDX1	35 ff			4
AND oprx16,x		IDX2	3D ee ff			4*
AND oprx16,y		IDX2	39 ee ff			4*
AND (oprx8,x)		[IDX1]	21 ff			6
AND (oprx8),y		[IDX1]	31 ff			5*
ASL A	4—	ACC	0A		ΔΔ-Δ	2
ASL opr8a	<b>─</b>	ZER	06 zz			5
ASL opr16a	C b7 b0	ABS	OE hh ll			6
ASL oprx8,x	Arithmetic Shift Left (Memory or A)	IDX1	16 ff			6
ASL oprx16,x		IDX2	1E ee ff			7
BCC rel8	Branch if Carry Clear (if C = 0)	REL	90 rr			2**
BCS rel8	Branch if Carry Set (if C = 1)	REL	B0 rr			2**
BEQ rel8	Branch if Equal (if Z = 1)	REL	F0 rr			2**
BIT opr8a	(A) · (M)	ZER	24 zz		ΔΔΔ-	3
BIT opr16a	Test Bits in Memory with Accumulator	ABS	2C hh 11			4
BMI rel8	Branch if Minus (if N = 1)	REL	30 rr			2**
BNE rel8	Branch if Not Equal (if Z = 0)	REL	D0 rr			2**
BPL rel8	Branch if Plus (if N = 0)	REL	10 rr			2**
BRK	Force Break	IMP	00	1-1		7
BVC rel8	Branch if Overflow Bit Clear (if V = 0)	REL	50 rr			2**
BVS rel8	Branch if Overflow Bit Set (if V = 1)	REL	70 rr			2**
CLC	0 ⇒ C	IMP	18		0	2
	Clear Carry Flag					
CLD	0 ⇒ D	IMP	D8	-0-		2
	Clear Decimal Mode					
CLI	0 ⇒ I	IMP	58	0		2
	Clear Interrupt Disable Bit			<u></u>		
CLV	0 ⇒ V	IMP	В8		0-	2
	Clear Overflow Flag			<u></u>		
CMP #opr8i	(A) – (M)	IMM	C9 ii		ΔΔΔ-	2
CMP opr8a	Compare Memory with Accumulator	ZER	C5 zz			3
CMP opr16a		ABS	CD hh ll			4
CMP oprx8,x		IDX1	D5 ff			4
CMP oprx16,x		IDX2	DD ee ff			4*
CMP oprx16,y		IDX2	D9 ee ff			4*
CMP (oprx8,x)		[IDX1]	C1 ff			6
CMP (oprx8),y		[IDX1]	D1 ff			5*

Source Form	Operation	Addr.	Machine	BDI	NZVC	Cycles
		Mode	Coding (hex)			
CPX #opr8i	(X) – (M)	IMM	EO ii		ΔΔΔ-	2
CPX opr8a	Compare Memory and Index X	ZER	E4 zz			3
CPX opr16a		ABS	EC hh ll			4
CPY #opr8i	(Y) – (M)	IMM	CO ii		ΔΔΔ-	2
CPY opr8a	Compare Memory and Index Y	ZER	C4 zz			3
CPY opr16a	,	ABS	CC hh ll			4
DEC opr8a	(M) – \$01 ⇒ M	ZER	C6 zz		ΔΔ	5
DEC opr16a	Decrement Memory by 1	ABS	CE hh ll			6
DEC oprx8,x		IDX1	D6 ff			6
DEC oprx16,x		IDX2	DE ee ff			7
DEX	(X) – \$01 ⇒ X	IMP	CA		ΔΔ	2
	Decrement Index X by 1					_
DEY	(Y) – \$01 ⇒ Y	IMP	88		ΔΔ	2
	Decrement Index Y by 1					_
EOR #opr8i	(A) ⊕ (M) ⇒ A	IMM	49 ii		ΔΔ	2
EOR opr8a	Exclusive-OR Memory with Accumulator	ZER	45 zz			3
EOR opr16a	Exclusive-On Welliory With Accumulator	ABS	4D hh 11			4
EOR oprx8,x		IDX1	55 ff			4
EOR oprx16,x		IDX1	5D ee ff			4* 4*
EOR oprx16,y		IDX2	59 ee ff			4*
EOR (oprx8,x)		[IDX1]	41 ff			6
EOR (oprx8),y		[IDX1]	51 ff			5*
	(NA) + CO1 -> NA		E6 zz		Λ Λ	5
INC opr8a	$(M) + \$01 \Rightarrow M$	ZER ABS	EE hh ll		ΔΔ	
INC opr16a	Increment Memory by 1		F6 ff			6
INC oprx8,x		IDX1 IDX2	FE ee ff			6
INC oprx16,x	(V) + 601 × V		E8		ΔΔ	7
INX	$(X) + \$01 \Rightarrow X$	IMP	FO		ΔΔ	2
1817/	Increment Index X by 1	10.40	C8			2
INY	(Y) + \$01 ⇒ Y	IMP	Co		ΔΔ	2
11.15	Increment Index Y by 1	4.5.0	40 1-1- 11			
JMP opr16a	Jump to New Location	ABS	4C hh 11			3
JMP (opr16a)	Routine Address ⇒ PC	IND	6C ee ff			5
JSR opr16a	Jump to Subroutine Saving Return Address	ABS	20 hh 11			6
	$(SP) - 2 \Rightarrow SP$					
	$RTN_{HI}:RTN_{LO} \Rightarrow M_{(SP+2)}:M_{(SP+1)}$					
	Subroutine address ⇒ PC		7.0 1.1			_
LDA #opr8i	(M) ⇒ A	IMM	A9 ii		ΔΔ	2
LDA opr8a	Load Accumulator with Memory	ZER	A5 zz			3
LDA opr16a		ABS	AD hh ll			4
LDA oprx8,x		IDX1	B5 ff			4
LDA oprx16,x		IDX2	BD ee ff			4*
LDA oprx16,y		IDX2	B9 ee ff			4*
LDA (oprx8,x)		[IDX1]	A1 ff			6
LDA (oprx8),y		[IDX1]	B1 ff			5*
LDX #opr8i	$(M) \Rightarrow X$	IMM	A2 ii		ΔΔ	2
LDX opr8a	Load Index X with Memory	ZER	A6 zz			3
LDX opr16a		ABS	AE hh ll			4
LDX oprx8,y		IDX1	B6 ff			4
LDX oprx16,y		IDX2	BE ee ff			4*

Source Form	Operation	Addr.	Machine	BDI	NZVC	Cycles
		Mode	Coding (hex)			-,
LDY #opr8i	(M) ⇒ Y	IMM	A0 ii		ΔΔ	2
LDY opr8a	Load Index Y with Memory	ZER	A4 zz			3
LDY opr16a	Load mack i with memory	ABS	AC hh ll			4
LDY oprx8,x		IDX1	B4 ff			4
LDY oprx16,x		IDX2	BC ee ff			4*
LSR A	<b>-</b>	ACC	4A		-Δ-Δ	2
LSR opr8a	0	ZER	46 zz			5
LSR opr16a	b7 b0 C	ABS	4E hh ll			6
LSR oprx8,x	Logical Shift Right	IDX1	56 ff			6
LSR oprx16,x	Logical office thank	IDX2	5E ee ff			7
NOP	No Operation	IMP	EA			2
ORA #opr8i	$(A) + (M) \Rightarrow A$	IMM	09 ii		ΔΔ	2
ORA opr8a	Logical OR Memory with Accumulator	ZER	05 zz			3
ORA opr16a	Logical On Welliory With Accumulator	ABS	0D hh 11			4
ORA oprx8,x		IDX1	15 ff			4
ORA oprx16,x		IDX1	1D ee ff			4*
ORA oprx16,y		IDX2	19 ee ff			4*
ORA (oprx8,x)		[IDX1]	01 ff			6
ORA (oprx8),y		[IDX1]	11 ff			5*
PHA	$(A) \Rightarrow M_{(SP)}$	IMP	48			3
РПА	$(A) \rightarrow IVI(SP)$ $(SP) - 1 \Rightarrow SP$	IIVIP	40			3
	Push Accumulator on Stack					
DLID		IMP	08			3
PHP	$(SR) \Rightarrow M_{(SP)}$ $(SP) - 1 \Rightarrow SP$	IIVIP				3
	, ,					
PLA	Push Processor Status on Stack  (SP) + 1 ⇒ SP	IMP	68		Λ Λ	4
PLA	$(SP) + 1 \Rightarrow SP$ $(M_{(SP)}) \Rightarrow A$	IIVIP	00		ΔΔ	4
	Pull Accumulator from Stack					
DLD	$(SP) + 1 \Rightarrow SP$	INAD	28			4
PLP	$(SP) + 1 \Rightarrow SP$ $(M_{(SP)}) \Rightarrow SR$	IMP	20	ΔΔΔ	ΔΔΔΔ	4
	* * **					
ROL A	Pull Processor Status from Stack	4.00	2A			2
		ACC ZER	26 zz		ΔΔ-Δ	2
ROL opr8a	C b7 b0		26 22 2E hh ll			5
ROL opr16a	Datata Laft thursush Comm.	ABS	36 ff			6
ROL oprx8,x	Rotate Left through Carry	IDX1	36 11 3E ee ff			6
ROL oprx16,x		IDX2	6A		A A A	7
ROR A		ACC			$\Delta \Delta - \Delta$	2
ROR opr8a	b7 b0 C	ZER	66 zz			5
ROR opr16a	8 8: 1	ABS	6E hh ll			6
ROR oprx8,x	Rotate Right through Carry	IDX1	76 ff			6
ROR oprx16,x	(14. ) 00 (00) 4 05	IDX2	7E ee ff			7
RTI	$(M_{(SP)}) \Rightarrow SR; (SP) + 1 \Rightarrow SP$	IMP	40	ΔΔΔ	ΔΔΔΔ	6
	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow PC_{HI}:PC_{LO}; (SP) + 2 \Rightarrow SP$					
	Return from Interrupt		60		1	
RTS	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow PC_{HI}:PC_{LO}; (SP) + 2 \Rightarrow SP$	IMP	60			6
	Return from Subroutine					

Operation	Addr.	Machine	BDI	NZVC	Cycles
	Mode	Coding (hex)			
$(A) - (M) - (C) \Rightarrow A$	IMM	E9 ii		ΔΔΔΔ	2
Subtract Memory from A with Borrow	ZER	E5 zz			3
	ABS	ED hh ll			4
	IDX1	F5 ff			4
	IDX2	FD ee ff			4*
	IDX2				4*
	[IDX1]	E1 ff			6
	[IDX1]	F1 ff			5*
1 ⇒ C	IMP	38		1	2
Set Carry Flag					
1 ⇒ D	IMP	F8	-1-		2
Set Decimal Mode					
1 ⇒ I	IMP	78	1		2
Set Interrupt Disable Bit					
•	ZER	85 zz			3
· ·	ABS	8D hh ll			4
,	IDX1	95 ff			4
		9D ee ff			5
	IDX2	99 ee ff			5
	[IDX1]	81 ff			6
	[IDX1]	91 ff			6
$(X) \Rightarrow M$	ZER	86 zz			3
Store Index X in Memory	ABS	8E hh ll			4
•	IDX1	96 ff			4
(Y) ⇒ M	ZER	84 zz			3
• •		8C hh 11			4
,	IDX1	94 ff			4
(A) ⇒ X	IMP	AA		ΔΔ	2
Transfer Accumulator to Index X					
	IMP	A8		ΔΔ	2
` ,					
	IMP	BA		ΔΔ	2
(- <i>)</i>					_
	IMP	8A		ΔΔ	2
• •					_
	IMP	9A		ΛΛ	2
• •	'''				_
	IMP	98		ΛΛ	2
` '	''*''				_
	Subtract Memory from A with Borrow $1 \Rightarrow C$ Set Carry Flag $1 \Rightarrow D$ Set Decimal Mode $1 \Rightarrow I$ Set Interrupt Disable Bit $(A) \Rightarrow M$ Store Accumulator in Memory $(X) \Rightarrow M$ Store Index X in Memory $(Y) \Rightarrow M$ Store Index Y in Memory	Subtract Memory from A with Borrow  ABS IDX1 IDX2 IDX2 IDX2 [IDX1] I[DX1] $1 \Rightarrow C$ Set Carry Flag $1 \Rightarrow D$ Set Decimal Mode $1 \Rightarrow I$ Set Interrupt Disable Bit  (A) $\Rightarrow$ M  Store Accumulator in Memory  ABS IDX1 IDX2 IDX2 IDX2 IDX1 IDX2 IDX2 IDX1 IDX2 IDX1 IDX2 IDX1 IDX2 IDX1 IDX1 IDX1 IDX1 IDX1 IDX1 IDX1 IDX1	$(A) - (M) - (C) \Rightarrow A \\ Subtract Memory from A with Borrow \\ ZER \\ ABS \\ ED \\ hh \\ 11 \\ IDX1 \\ F5 \\ ff \\ IDX2 \\ FD \\ ee \\ ff \\ IDX2 \\ FP \\ ee \\ ff \\ IDX2 \\ FP \\ ee \\ ff \\ IDX1 \\ F1 \\ ff \\ IDX1 \\ F1 \\ ff \\ IDX1 \\ F1 \\ ff \\ IDX2 \\ FP \\ ee \\ ff \\ IDX2 \\ FP \\ ee \\ ff \\ IDX1 \\ F1 \\ F1 \\ ff \\ IDX1 \\ F1 \\ $	(A) - (M) - (C) ⇒ A       IMM       E9 ii          Subtract Memory from A with Borrow       ZER       E5 zz          ABS       ED hh 11       IDX1       F5 ff         IDX2       FD ee ff       IDX2       F9 ee ff         IDX2       F9 ee ff       IDX2       F9 ee ff         IDX1       F1 ff       F1 ff       F1         IDX2       F9 ee ff       F1       F1         Set Carry Flag       IMP       F8          1 ⇒ D       IMP       F8       -1-         Set Decimal Mode       IMP       F8          1 ⇒ I       IMP       F8          Set Interrupt Disable Bit       IMP       F8      1         (A) ⇒ M       ZER       85 zz          Store Accumulator in Memory       ABS       8D hh 11       1DX1       95 ff         IDX2       99 ee ff       IDX2       99 ee ff       IDX2       99 ee ff       F1         IDX1       91 ff       IDX1       91 ff       F1       F1       F1       F1       F1       F1       F1       F2       F2       F2       F2       F3       F2       F2 <td><math display="block">(A) - (M) - (C) \Rightarrow A \\ Subtract Memory from A with Borrow \\ Subtract Memory from A with Borrow \\ ABS \\ ED                                  </math></td>	$(A) - (M) - (C) \Rightarrow A \\ Subtract Memory from A with Borrow \\ Subtract Memory from A with Borrow \\ ABS \\ ED                                  $

<sup>\*</sup> Add 1 to cycles if page boundary is crossed

<sup>\*\*</sup> Add 1 to cycles if branch occurs on same page; Add 2 to cycles if branch occurs on different page.