Overview on GPU Computing

<u>Silvio Stanzani</u>, Raphael Cóbe and Jefferson Fialho UNESP – Center for Scientific Computing

silvio.stanzani@sprace.org.br, raphael.cobe@sprace.org.br, jefferso n.fialho@sprace.org.br

Agenda

- Heterogeneous Architectures
- GPU Architecture
- Programming Model
- Libraries
- OpenACC
- Cuda

Heterogeneous Architectures

- GPU
 - It is a parallel/multithreaded multiprocessor optimized for visual computing.
 - ☐ Graphic processing is a **massively parallel application**
- GPGPU
 - General Purpose computation using GPU
- GPU serves as both a programmable graphics processor and a scalable parallel computing platform.

Systems can combine CPU+GPU to execute applications

Heterogeneous Architectures

Host: CPU Processors

Host

Device: Coprocessors or Accelerators



Device (Network)










Device (PCI)


Heterogeneous Architectures






- Independent Memory Units
- Transfer overhead between CPU/GPU memory must compesate performance gains








Cache Coherence

Data Locality



- Simplified logic (no out-of-order execution, no branch prediction) means much more of the chip is devoted to floating-point computation
 - CPU Core ≠ GPU Core
- Arranged as multiple units with each unit being effectively a vector unit, all cores doing the same thing at the same time
 - Kernel: a parallel routine to run on the parallel hardware
- Higher memory bandwidth than CPU
- Not general purpose
 - Massively parallel applications
 - ☐ Graphic processing
 - Applications that exploit memory locality
 - ☐ Each parallel unit perform access to its own subset of data
 - Data parallel algorithms leverage GPU attributes
 - ☐ Large data arrays, streaming throughput
 - □ Low-latency floating point (FP) computation

- SIMD: A single sequential instruction stream of SIMD instructions
 - each instruction specifies multiple data inputs
 - □ [VLD, VLD, VADD, VST], VLEN

- SIMT: Multiple instruction streams of scalar instructions
 - threads grouped dynamically
 - □ [LD, LD, ADD, ST], NumThreads
 - □ Data within Thread Group cannot be acessed by threads from other groups
 - Can treat each thread separately
 - ☐ Execute each thread independently (on any type of scalar pipeline)


- How to use GPU resources
 - Libraries
 - □ Cublas
 - ☐ Tensorflow
 - Language extensions (directives)
 - □ OpenMP, OpenACC, OpenCL
 - ☐ Easy to accelerate code
 - Minimum flexibility
 - Programming Languange
 - □ Cuda API
 - ☐ Maximum flexibility
 - □ Low Level access

- Using libraries enables GPU acceleration without in-depth knowledge of GPU programming
- Many GPU-accelerated libraries follow standard APIs, thus enabling acceleration with minimal code changes
- Quality: Libraries offer high-quality implementations of functions encountered in a broad range of applications

Performance: Libraries are tuned by experts












Vector Signal Image Processing



GPU Accelerated Linear Algebra



Matrix Algebra on GPU and Multicore



NVIDIA cuFFT





ArrayFire Matrix Computations



Sparse Linear Algebra



C++ STL Features for **CUDA**

• Step 1: Substitute library calls with equivalent CUDA library calls

```
• saxpy ( ... ) cublasSaxpy ( ... )
```


- Step 2: Manage data locality
- with CUDA: cudaMalloc(), cudaMemcpy(), etc.
 with CUBLAS: cublasAlloc(), cublasSetVector(), etc.

• Step 3: Rebuild and link the CUDA-accelerated library

```
□ nvcc myobj.o -1 cub
```


OpenACC

- Directives are the easy path to accelerate compute intensive applications
- OpenACC is an open GPU directives standard,making GPU programming straightforward and portable across parallel and multi-core processors
- PGI compiler supports OpenACC
 - Professional version (\$) and community version



Your original Fortran or C code

We request that each loop execute as a separate kernel on the GPU.



general directive syntax and scope

C

```
#pragma acc kernels [clause ...]
```

Fortran

```
!$acc kernels [clause ...]
structured block
!$acc end kernels
```

- Compile and run:
 - C: pgcc –acc saxpy.c
 - Fortran: pgf90 –acc saxpy.f90
 - Run: ./a.out

general directive syntax and scope

C

```
#pragma acc kernels [clause ...]
```

Fortran

```
!$acc kernels [clause ...]
structured block
!$acc end kernels
```

- Compile and run:
 - C: pgcc –acc saxpy.c
 - Fortran: pgf90 –acc saxpy.f90
 - Run: ./a.out

- pragma acc kernel: indicates to the compiler a loop that can be automatically parallelized
- pragma acc parallel loop: ensure that the loop can be parallelized
- Data transfer:
 - copyin(list) Allocates memory on GPU and copies data from host to GPU when entering region.
 - copyout(list) Allocates memory on GPU and copies data to the host when exiting region.

In some cases Kernel automatically implements CPU <-> GPU transfer


Matrix Multiplication Example

```
#pragma acc kernels copyin(A[:SIZE*SIZE],B[:SIZE*SIZE]), copyout(C[:SIZE*SIZE])
  for (row=0; row<row len; row++) {
   for (col=0; col<col len; col++) {
    for (i=0; i<SIZE; i++)
     C[row*row_len+col] += A[row*row_len+i] * B[col+i*row_len];
```

CUDA: Compute Unified Device Architecture


Low Level API to GPU

- Scale code to hundreds of cores running thousands of threads
 - Threads are grouped into thread blocks
 - Blocks are grouped into a single grid
 - The grid is executed on the GPU as a kernel



Blocks map to cores on the GPU

 Allows for portability when changing hardware



- Terms and Concepts
 - Each block and thread has a unique id within a block.
 - □ threadIdx identifier for a thread
 - □ blockIdx identifier for a block
 - □ blockDim size of the block
 - Unique thread id:
 - ☐ (blockldx*blockDim)+threadIdx

- Development: Basic Idea
 - Allocate equal size of memory for both host and device
 - ☐ Transfer data from host to device
 - Execute kernel to compute on data
 - ☐ Transfer data back to host

- Kernel Function Qualifiers
 - __global___ Runs on the GPU, called from the CPU.
 - C program:
 - void increment_cpu(float *a, float b, int N)
 - CUDA program
 - __global___ void increment_gpu(float *a, float b, int N)

- __device___
 - Stored in global memory (large, high latency, no cache)
 - Allocated with cudaMalloc
 - Accessible by all threads
 - Lifetime: application

- __shared___
 - Stored in on-chip shared memory (very low latency)
 - Specified by execution configuration or at compile time
 - Accessible by all threads in the same thread block
 - Lifetime: thread block

Calling a kernel function is different from calling a regular function

```
Void main(){
   Int blocks = 256;
   Int threadsperblock = 512;
   mycudafunc<<<blocks,threadsperblock>>>(some parameter);
}
```

- **GPU Memory Allocation / Release**
- Host (CPU) manages GPU memory:

```
– cudaMalloc (void ** pointer, size_t nbytes)
   – cudaMemset (void * pointer, int value, size_t count);
   cudaFree (void* pointer)
Void main(){
  int n = 1024;
  int nbytes = 1024*sizeof(int);
  int * d a = 0;
  cudaMalloc( (void**)&d a, nbytes );
  cudaMemset( d_a, 0, nbytes);
  cudaFree(d a);
```

Memory Transfer

- cudaMemcpy(void *dst, void *src, size_t nbytes, enum cudaMemcpyKind direction);
 - ☐ returns after the copy is complete blocks CPU
 - ☐ thread doesn't start copying until previous CUDA calls complete
- enum cudaMemcpyKind
 - □ cudaMemcpyHostToDevice
 - □ cudaMemcpyDeviceToHost
 - □ cudaMemcpyDeviceToDevice

```
void increment_cpu(float *a, float b, int
  N)
for (int idx = 0; idx<N; idx++)
a[idx] = a[idx] + b;
void main()
increment_cpu(a, b, N);
```

```
_global___ void increment_gpu(float *a, float b,
int N)
  int idx = blockldx.x * blockDim.x + threadIdx.x;
  if (idx < N)
    a[idx] = a[idx] + b;
void main() {
dim3 dimBlock (blocksize);
dim3 dimGrid( ceil( N / (float) blocksize) )
increment gpu<<<dimGrid, dimBlock>>>(a, b, N);
```