



**POWER SUPPLY: 5.5V MAX!!!**



## CORE MATRIX SENSE


## SENSE SIGNAL DIFFERENTIAL AMPLIFIERS

## SENSE SIGNAL OUTPUT LATCH



## SAO, QWICC, STEMMA QT, I2C

SAO #1 (IN/BOTTOM) SAO #2 (OUT/TOP) QWII C I2C



SAO\_conn\_SF11-NBPC-D03-ST-BK SAO\_conn\_SF11-NBPC-  
<https://hackaday.io/project/175182-simple-add-ons-sao>  
 using Sullins SF11-NBPC-D03-ST-BK female header  
[https://www.digikey.com/product-detail/en/sullins-connector-solutions/  
 SF11-NBPC-D03-ST-BK/S9717-ND/4558818](https://www.digikey.com/product-detail/en/sullins-connector-solutions/SF11-NBPC-D03-ST-BK/S9717-ND/4558818)

OTHER:  
 AMBIENT PROX. SENSOR  
 OLED  
 AND!XOR IO Exp. MCP23017  
 AND!XOR EEPROM AT24C32r  
 NFC CLICK PN7120

## I2C ADDRESS TABLE

All 7-bit addresses should be greater than 0x07 and less than 0x78 (120).

CORE4 USAGE:  
CORE MATRIX IO EXP. MCP23017 0x27 (39)

CORE16/64/c USAGE:  
 AMBIENT LIGHT SENSOR  
 HALL SENSOR 1  
 HALL SENSOR 2  
 HALL SENSOR 3  
 HALL SENSOR 4  
 EEPROM (BOARD ID)  
 SAO OLED V2 EEPROM


0x29	{47}
0x30	{48}
0x31	{49}
0x32	{50}
0x33	{51}
0x57	{87}
0x58	{88}

## CORE MATRIX DRIVER


QxN (NPN) is normally low, high to activate matrix transistor.  
QxP (PNP) is normally high, low to activate matrix transistor.  
Drive Transistor  
Current:  $3.3/470=7\text{mA}$

## CORE MATRIX ROW DRIVERS


## CORE MATRIX TOP COLUMN DRIVERS



## CORE MATRIX




## CORE MATRIX BOTTOM COLUMN DRIVERS




Write Drive Sequence (with sense read always along for the ride):  
 ROW Port: Set ROW transistor left.  
 COL Port: Set CM\_EN LOW, CM\_SNS\_RST HIGH, transistor up/down.  
 COL Port: Set CM\_EN HIGH, CM\_SNS\_RST LOW.  
 DELAY as needed  
 GPIO 1 (or COL Port B2): Read CM\_SNS\_PLS and store to SENSE data  
 COL Port: Set CM\_EN CM\_EN LOW

## GPIO EXPANDER

Learn about I2C GPIO Expanders here:  
<https://learn.adafruit.com/adafruit-mcp23017-i2c-gpio-expander>  
 7 Address bits: 010 [A2-A1-A0]  
 HEX 0x: 2 [0 to 7]



**CORE MATRIX ENABLE**



L1	L2
Core4 Logo w/symbol	Machine Ideas Logo

All non-polarized capacitors are X7R or X5R ceramic unless otherwise noted.

Visit [www.Core64.io](http://www.Core64.io) for information on assembly and optional features.

Concept and design by Andy Geppert © [www.MachineIdeas.com](http://www.MachineIdeas.com)

Sheet: /  
File: SAO\_Core4.kicad\_sch

Title: SAO Core4

Size: B	Date: 2024-08-21
---------	------------------

Rev: 0.1

KiCad E.D.A. 8.0.4

d: 1/1

**5.5V MAX!!!**