FIELD MAINTENANCE PRINT SET
TABLE OF CONTENTS

UNIT VARIATIONS
COVERED BY THIS
PRINT SET

KL10-PV

KL10-PV
FIELD MAINTENANCE
PRINT SET

DIGITAL EQUIPMENT
CORPORATION

PRINT SET ORDER NO.
MP00301-00

REVISIONS		
CHK	CHANGE NO.	REV
H	KL10-PV MR09	C

digital

DRN. D.Toomey | DATE 03-JUN-80 | ENG. | DATE
CHK'D. | DATE | BOARD LOCATION: N/A
| | SHEET 1 OF 9

DSK:KLPVTC.T2P[4,550] 03-JUN-80 11:43 NEXT HIGHER ASSEMBLY:
FIRST USED ON OPTION/MODEL: KL10-PV | NONE

TITLE: KL10-PV
BASED SYSTEM

SIZE D | CODE TC | NUMBER KL10-PV-4 | REV. C

```
DOCUMENT NUMBER          REV  DESCRIPTION
---------------          ---  -----------
B-TC-KL10-PV-4            C   KL10-PV FIELD MAINT. PRINT SET (TC)
D-MU-KL10-PV-CPU          *   MODULE UTILIZATION


                MODULE (C.S.) CPU (E & M BOX)
                -----------------------------


    B-DD-M8512-0          B   DATA PATH SHEET 2
    D-UA-M8512-0-0        A1  DATA PATH SHEET 2
    B-DD-M8512-0          B   DATA PATH SHEET 3
    D-UA-M8512-0-0        B   DATA PATH SHEET 2
    D-CS-M8512-0-DP01     A   DATA PATH
    D-CS-M8512-0-DP02     A   DATA PATH
    D-CS-M8512-0-DP03     A   DATA PATH
    D-CS-M8512-0-DP04     A   DATA PATH
    D-CS-M8512-0-EDP5     B   DATA PATH
    D-CS-M8512-0-RES      A   DATA PATH

    B-DD-M8513-YA         A   CACHE CONTROL SHEET 1
    D-UA-M8513-YA-0       A   CACHE CONTROL SHEET 2
    D-CS-M8513-YA-CSH1    A   CACHE CONTROL
    D-CS-M8513-YA-CSH2    *   CACHE CONTROL
    D-CS-M8513-YA-CSH3    A   CACHE CONTROL
    D-CS-M8513-YA-CSH4    *   CACHE CONTROL
    D-CS-M8513-YA-CSH5    *   CACHE CONTROL
    D-CS-M8513-YA-CSH6    A   CACHE CONTROL
    D-CS-M8513-YA-CSH7    *   CACHE CONTROL
    D-CS-M8513-YA-CSH8    A   CACHE CONTROL
    D-CS-M8513-YA-RES     A   CACHE CONTROL

    B-DD-M8514-0          A   CACHE DIRECTORY SHEET 2
    D-UA-M8514-0-0        *   CACHE DIRECTORY SHEET 2
    D-CS-M8514-0-CHA1     A   CACHE DIRECTORY
    D-CS-M8514-0-CHA2     A   CACHE DIRECTORY
    D-CS-M8514-0-CHA3     A   CACHE DIRECTORY
    D-CS-M8514-0-CHA4     A   CACHE DIRECTORY
    D-CS-M8514-0-CHA5     A   CACHE DIRECTORY
    D-CS-M8514-0-RES      A   CACHE DIRECTORY

    B-DD-M8549-YE         *   CACHE ADDRESS SUBSTITUTE  SHEET 2
    D-UA-M8549-YE-0       *   CACHE ADDRESS SUBSTITUTE  SHEET 2
    D-CS-M8549-YE-CHAS    *   CACHE ADDRESS SUBSTITUTE


        MODULE (C.S.) CPU (E & M BOX) CONTINUED
        ---------------------------------------
    DOCUMENT NUMBER          REV  DESCRIPTION

    B-DD-M8515-0          A   CACHE EXTENSION SHEET 2
    D-UA-M8515-0-0        A   CACHE EXTENSION SHEET 2
    D-CS-M8515-CHX1       A   CACHE EXTENSION
    D-CS-M8515-CHX2       A   CACHE EXTENSION
    D-CS-M8515-CHX3       A   CACHE EXTENSION
    D-CS-M8515-CHX4       A   CACHE EXTENSION
    D-CS-M8515-CHX5       A   CACHE EXTENSION
    D-CS-M8515-RES        A   CACHE EXTENSION

    D-DD-M8549-YF         B   CACHE EXTENSION SUBSTITUTE  SHEET 1
    D-UA-M8549-YF-0       B   CACHE EXTENSION SUBSTITUTE  SHEET 2
    D-CS-M8549-YF-CHXS    *   CACHE EXTENSION SUBSTITUTE

    B-DD-M8516-0          D   E & C BUS TRANSLATORS SHEET 2
    D-UA-M8516-0-0        C1  E & C BUS TRANSLATORS SHEET 2
    B-DD-M8516-0          D   E & C BUS TRANSLATORS SHEET 3
    D-UA-M8516-0-0        D   E & C BUS TRANSLATORS SHEET 2
    D-CS-M8516-0-TR01     D   E & C BUS TRANSLATORS
    D-CS-M8516-0-TR02     C   E & C BUS TRANSLATORS
    D-CS-M8516-0-TR03     D   E & C BUS TRANSLATORS
    D-CS-M8516-0-TR04     D   E & C BUS TRANSLATORS
    D-CS-M8516-0-TR05     D   E & C BUS TRANSLATORS
    D-CS-M8516-0-TR06     C   E & C BUS TRANSLATORS
    D-CS-M8516-0-RES      D   E & C BUS TRANSLATORS

    B-DD-M8517-0          A   MB BOARD SHEET 2
    D-UA-M8517-0-0        A   MB BOARD SHEET 2
    D-CS-M8517-0-MB01     A   MB BOARD
    D-CS-M8517-0-MB02     A   MB BOARD
    D-CS-M8517-0-MB03     A   MB BOARD
    D-CS-M8517-0-MB04     A   MB BOARD
    D-CS-M8517-0-MB05     A   MB BOARD
    D-CS-M8517-0-MB06     A   MB BOARD
    D-CS-M8517-0-RES      A   MB BOARD

    B-DD-M8518-YA         C   PHYSICAL MEM ADR SHEET 1
    D-UA-M8518-YA-0       B   PHYSICAL MEM ADR SHEET 2
    D-CS-M8518-YA-PMA1    *   PHYSICAL MEM ADR
    D-CS-M8518-YA-PMA2    *   PHYSICAL MEM ADR
    D-CS-M8518-YA-PMA3    *   PHYSICAL MEM ADR
    D-CS-M8518-YA-PMA4    *   PHYSICAL MEM ADR
    D-CS-M8518-YA-PMA5    *   PHYSICAL MEM ADR
    D-CS-M8518-YA-PMA6    *   PHYSICAL MEM ADR
    D-CS-M8518-YA-RES     *   PHYSICAL MEM ADR
```

REVISIONS
CHK CHANGE NO. REV

digital

DRN. DATE 03-JUN-80   ENG.   DATE   TITLE: KL10-PV
CHK'D. DATE   BOARD LOCATION: N/A   BASED SYSTEM
DSK:KLPVTC.T2PL4,550] [03-JUN-80 11:43] NEXT HIGHER ASSEMBLY:
FIRST USED ON OPTION/MODEL: KL10-PV   NONE

SIZE CODE   NUMBER   REV.
D   TC   KL10-PV-4   C

MODULE (C.S.) CPU (E & M BOX) CONTINUED

DOCUMENT NUMBER	REV	DESCRIPTION
B-DD-M8519-0	B	INTERNAL MEM BUS TRANSLATORS SHEET 2
D-UA-M8519-0-0	A1	INTERNAL MEM BUS TRANSLATORS SHEET 2
B-DD-M8519-0	B	INTERNAL MEM BUS TRANSLATORS SHEET 3
D-UA-M8519-0-0	B	INTERNAL MEM BUS TRANSLATORS SHEET 2
D-CS-M8519-0-MT01	A	INTERNAL MEM BUS TRANSLATORS
D-CS-M8519-0-MT02	A	INTERNAL MEM BUS TRANSLATORS
D-CS-M8519-0-MT03	A	INTERNAL MEM BUS TRANSLATORS
D-CS-M8519-0-MT04	A	INTERNAL MEM BUS TRANSLATORS
D-CS-M8519-0-MT05	A	INTERNAL MEM BUS TRANSLATORS
D-CS-M8519-0-MT06	B	INTERNAL MEM BUS TRANSLATORS
D-CS-M8519-0-RES	A	INTERNAL MEM BUS TRANSLATORS
B-DD-M8520-YA	*	PAGING BOARD SHEET 1
D-UA-M8520-YA-0	*	PAGING BOARD SHEET 2
D-CS-M8520-YA-PAG1	*	PAGING BOARD
D-CS-M8520-YA-PAG2	*	PAGING BOARD
D-CS-M8520-YA-PAG3	*	PAGING BOARD
D-CS-M8520-YA-PAG4	*	PAGING BOARD
D-CS-M8520-YA-PAG5	*	PAGING BOARD
D-CS-M8520-YA-PAG6	*	PAGING BOARD
D-CS-M8520-YA-RES	*	PAGING BOARD
B-DD-M8521-0	*	CACHE DATA SHEET 2
D-UA-M8521-0-0	*	CACHE DATA SHEET 2
D-CS-M8521-0-CHD1	*	CACHE DATA
D-CS-M8521-0-CHD2	*	CACHE DATA
D-CS-M8521-0-CHD3	*	CACHE DATA
D-CS-M8521-0-CHD4	*	CACHE DATA
D-CS-M8521-0-CHD5	*	CACHE DATA
D-CS-M8521-0-CHD6	*	CACHE DATA
D-CS-M8521-0-RES	*	CACHE DATA
D-DD-M8549-YH	B	CACHE DATA SUBSTITUTE SHEET 1
D-UA-M8549-YH-0	B	CACHE DATA SUBSTITUTE SHEET 2
D-CS-M8549-YH-CS01	A	CACHE DATA SUBSTITUTE
B-DD-M8522-0	A	IR DRAM & CARRY SHEET 2
D-UA-M8522-0-0	A	IR DRAM & CARRY SHEET 2
D-CS-M8522-0-IRD1	*	IR DRAM & CARRY
D-CS-M8522-0-IRD2	*	IR DRAM & CARRY
D-CS-M8522-0-IRD3	*	IR DRAM & CARRY
D-CS-M8522-0-IRD4	*	IR DRAM & CARRY
D-CS-M8522-0-IRD5	*	IR DRAM & CARRY
D-CS-M8522-0-RES	*	IR DRAM & CARRY

MODULE (C.S.) CPU (E & M BOX) CONTINUED

DOCUMENT NUMBER	REV	DESCRIPTION
B-DD-M8524-0	E	SCD. PC FLAG SHEET 2
D-UA-M8524-0-0	D1	SCD. PC FLAG SHEET 2
B-DD-M8524-0	E	SCD. PC FLAG SHEET 3
D-UA-M8524-0-0	E	SCD. PC FLAG SHEET 2
D-CS-M8524-0-SCD1	B	SCD. PC FLAG
D-CS-M8524-0-SCD2	B	SCD. PC FLAG
D-CS-M8524-0-SCD3	C	SCD. PC FLAG
D-CS-M8524-0-SCD4	C	SCD. PC FLAG
D-CS-M8524-0-SCD5	C	SCD. PC FLAG
D-CS-M8524-0-SCD6	C	SCD. PC FLAG
D-CS-M8524-0-RES	C	SCD. PC FLAG
B-DD-M8525-0	F	EBOX CONTROL #2 SHEET 2
D-UA-M8525-0-0	D1	EBOX CONTROL #2 SHEET 3
D-CS-M8525-0-CON1	C1	EBOX CONTROL #2
D-CS-M8525-0-CON2	C1	EBOX CONTROL #2
D-CS-M8525-0-CON3	B1	EBOX CONTROL #2
D-CS-M8525-0-CON4	D1	EBOX CONTROL #2
D-CS-M8525-0-CON5	B1	EBOX CONTROL #2
D-CS-M8525-0-CON6	A1	EBOX CONTROL #2
D-CS-M8525-0-RES	C1	EBOX CONTROL #2
B-DD-M8525-0	F	EBOX CONTROL #2 SHEET 3
D-UA-M8525-0-0	F	EBOX CONTROL #2 SHEET 2
D-CS-M8525-0-CON1	D	EBOX CONTROL #2
D-CS-M8525-0-CON2	D	EBOX CONTROL #2
D-CS-M8525-0-CON3	D	EBOX CONTROL #2
D-CS-M8525-0-CON4	E	EBOX CONTROL #2
D-CS-M8525-0-CON5	C	EBOX CONTROL #2
D-CS-M8525-0-CON6	C	EBOX CONTROL #2
D-CS-M8525-0-RES	E	EBOX CONTROL #2
B-DD-M8526-YA	A	CLK CONTROL SHEET 1
D-UA-M8526-YA-0	A	CLK CONTROL SHEET 2
D-CS-M8526-YA-CLK1	A	CLK CONTROL
D-CS-M8526-YA-CLK2	*	CLK CONTROL
D-CS-M8526-YA-CLK3	*	CLK CONTROL
D-CS-M8526-YA-CLK4	*	CLK CONTROL
D-CS-M8526-YA-CLK5	*	CLK CONTROL
D-CS-M8526-YA-CLK6	*	CLK CONTROL
D-CS-M8526-YA-RES	*	CLK CONTROL

MODULE (C.S.) CPU (E & M BOX) CONTINUED

DOCUMENT NUMBER	REV	DESCRIPTION
B-DD-M8529-YA	*	MBOX CONTROL LOGIC SHEET 1
D-UA-M8529-YA-0	*	MBOX CONTROL LOGIC SHEET 2
D-CS-M8529-YA-MBX1	*	MBOX CONTROL LOGIC
D-CS-M8529-YA-MBX2	*	MBOX CONTROL LOGIC
D-CS-M8529-YA-MBX3	*	MBOX CONTROL LOGIC
D-CS-M8529-YA-MBX4	*	MBOX CONTROL LOGIC
D-CS-M8529-YA-MBX5	*	MBOX CONTROL LOGIC
D-CS-M8529-YA-MBX6	*	MBOX CONTROL LOGIC
D-CS-M8529-YA-MBX7	*	MBOX CONTROL LOGIC
D-CS-M8529-YA-RES	*	MBOX CONTROL LOGIC
B-DD-M8531-YA	*	MBC MBOX CONTROL SHEET 1
D-UA-M8531-YA-0	*	MBC MBOX CONTROL SHEET 2
D-CS-M8531-YA-MBC1	*	MBC MBOX CONTROL
D-CS-M8531-YA-MBC2	*	MBC MBOX CONTROL
D-CS-M8531-YA-MBC3	*	MBC MBOX CONTROL
D-CS-M8531-YA-MBC4	*	MBC MBOX CONTROL
D-CS-M8531-YA-MBC5	*	MBC MBOX CONTROL
D-CS-M8531-YA-MBC6	*	MBC MBOX CONTROL
D-CS-M8531-YA-RES	*	MBC MBOX CONTROL
D-DD-M8532-0	F	PRIORITY INTERRUPT SHEET 1
D-UA-M8532-0-0	D2	PRIORITY INTERRUPT SHEET 2
D-CS-M8532-0-PIC1	A1	PRIORITY INTERRUPT
D-CS-M8532-0-PIC2	B2	PRIORITY INTERRUPT
D-CS-M8532-0-PIC3	C1	PRIORITY INTERRUPT
D-CS-M8532-0-PIC4	B1	PRIORITY INTERRUPT
D-CS-M8532-0-PIC5	B2	PRIORITY INTERRUPT
D-CS-M8532-0-PIC6	A1	PRIORITY INTERRUPT
D-CS-M8532-0-RES	B1	PRIORITY INTERRUPT
D-DD-M8532-0	F	PRIORITY INTERRUPT SHEET 2
D-UA-M8532-0-0	F	PRIORITY INTERRUPT SHEET 1
D-CS-M8532-0-PIC1	B	PRIORITY INTERRUPT
D-CS-M8532-0-PIC2	D	PRIORITY INTERRUPT
D-CS-M8532-0-PIC3	D	PRIORITY INTERRUPT
D-CS-M8532-0-PIC4	C	PRIORITY INTERRUPT
D-CS-M8532-0-PIC5	D	PRIORITY INTERRUPT
D-CS-M8532-0-PIC6	C	PRIORITY INTERRUPT
D-CS-M8532-0-RES	C	PRIORITY INTERRUPT
B-DD-M8549-YB	*	CHANNEL CONTROL WORD SUBSTITUTE SHEET 2
D-UA-M8549-YB-0	*	CHANNEL CONTROL WORD SUBSTITUTE SHEET 2
D-CS-M8549-YB-CCWS	*	CHANNEL CONTROL WORD SUBSTITUTE

MODULE (C.S.) CPU (E & M BOX) CONTINUED

DOCUMENT NUMBER	REV	DESCRIPTION
B-DD-M8533-0	B	CHANNEL CONTROL SHEET 2
D-UA-M8533-0-0	B	CHANNEL CONTROL SHEET 2
D-CS-M8533-0-CHC1	B	CHANNEL CONTROL
D-CS-M8533-0-CHC2	B	CHANNEL CONTROL
D-CS-M8533-0-CHC3	B	CHANNEL CONTROL
D-CS-M8533-0-CHC4	B	CHANNEL CONTROL
D-CS-M8533-0-CHC5	B	CHANNEL CONTROL
D-CS-M8533-0-CHC6	B	CHANNEL CONTROL
D-CS-M8533-0-RES	B	CHANNEL CONTROL
B-DD-M8534-0	D	CHANNEL CONTROL WORD SHEET 2
D-UA-M8534-0-0	B1	CHANNEL CONTROL WORD SHEET 2
B-DD-M8534-0	D	CHANNEL CONTROL WORD SHEET 3
D-UA-M8534-0-0	C	CHANNEL CONTROL WORD SHEET 2
D-CS-M8534-0-CCW1	C	CHANNEL CONTROL WORD
D-CS-M8534-0-CCW2	C	CHANNEL CONTROL WORD
D-CS-M8534-0-CCW3	B	CHANNEL CONTROL WORD
D-CS-M8534-0-CCW4	A	CHANNEL CONTROL WORD
D-CS-M8534-0-CCW5	C	CHANNEL CONTROL WORD
D-CS-M8534-0-CCW6	B	CHANNEL CONTROL WORD
D-CS-M8534-0-CCW7	C	CHANNEL CONTROL WORD
D-CS-M8534-0-RES	C	CHANNEL CONTROL WORD
B-DD-M8549-YA	*	CHANNEL CONTROL SUBSTITUTE SHEET 2
D-UA-M8549-YA-0	A	CHANNEL CONTROL SUBSTITUTE SHEET 2
D-CS-M8549-YA-CHS	*	CHANNEL CONTROL SUBSTITUTE
B-DD-M8535-0	C	CHANNEL RAM CONTROL SHEET 2
D-UA-M8535-0-0	B1	CHANNEL RAM CONTROL SHEET 2
D-CS-M8535-0-CRC1	B1	CHANNEL RAM CONTROL
D-CS-M8535-0-CRC2	B1	CHANNEL RAM CONTROL
D-CS-M8535-0-CRC3	B1	CHANNEL RAM CONTROL
D-CS-M8535-0-CRC4	B1	CHANNEL RAM CONTROL
D-CS-M8535-0-CRC5	B1	CHANNEL RAM CONTROL
D-CS-M8535-0-CRC6	B1	CHANNEL RAM CONTROL
D-CS-M8535-0-CRC7	B1	CHANNEL RAM CONTROL
D-CS-M8535-0-RES	B1	CHANNEL RAM CONTROL
B-DD-M8535-0	C	CHANNEL RAM CONTROL SHEET 3
D-UA-M8535-0-0	C	CHANNEL RAM CONTROL SHEET 2
D-CS-M8535-0-CRC1	C	CHANNEL RAM CONTROL
D-CS-M8535-0-CRC2	C	CHANNEL RAM CONTROL
D-CS-M8535-0-CRC3	C	CHANNEL RAM CONTROL
D-CS-M8535-0-CRC4	C	CHANNEL RAM CONTROL
D-CS-M8535-0-CRC5	C	CHANNEL RAM CONTROL
D-CS-M8535-0-CRC6	C	CHANNEL RAM CONTROL
D-CS-M8535-0-CRC7	C	CHANNEL RAM CONTROL
D-CS-M8535-0-RES	C	CHANNEL RAM CONTROL

	REVISIONS	
CHK	CHANGE NO.	REV

digital

DRN. S. Toonly DATE 03-JUN-88
CHK'D. DATE
ENG. DATE
BOARD LOCATION: N/A
SHEET 4 OF 9
DSK:KLPVTC.T2P[4,550] 03-JUN-88 11:44
FIRST USED ON OPTION/MODEL: KL10-PV
NEXT HIGHER ASSEMBLY: NONE

TITLE:
KL10-PV
BASED SYSTEM

SIZE	CODE	NUMBER	REV.
D	TC	KL10-PV-4	C

MODULE (C.S.) CPU (E & M BOX) CONTINUED

DOCUMENT NUMBER	REV	DESCRIPTION
B-DD-M8536-0	D	CHANNEL CONTROL LOGIC SHEET 2
D-UA-M8536-0-0	C1	CHANNEL CONTROL LOGIC SHEET 2
D-CS-M8536-0-CCL1	C1	CHANNEL CONTROL LOGIC
D-CS-M8536-0-CCL2	B1	CHANNEL CONTROL LOGIC
D-CS-M8536-0-CCL3	B1	CHANNEL CONTROL LOGIC
D-CS-M8536-0-CCL4	C1	CHANNEL CONTROL LOGIC
D-CS-M8536-0-CCL5	C1	CHANNEL CONTROL LOGIC
D-CS-M8536-0-CCL6	C1	CHANNEL CONTROL LOGIC
D-CS-M8536-0-CCL7	C1	CHANNEL CONTROL LOGIC
D-CS-M8536-0-RES	B1	CHANNEL CONTROL LOGIC
B-DD-M8536-0	D	CHANNEL CONTROL LOGIC SHEET 3
D-UA-M8536-0-0	D	CHANNEL CONTROL LOGIC SHEET 2
D-CS-M8536-0-CCL1	D	CHANNEL CONTROL LOGIC
D-CS-M8536-0-CCL2	C	CHANNEL CONTROL LOGIC
D-CS-M8536-0-CCL3	C	CHANNEL CONTROL LOGIC
D-CS-M8536-0-CCL4	D	CHANNEL CONTROL LOGIC
D-CS-M8536-0-CCL5	D	CHANNEL CONTROL LOGIC
D-CS-M8536-0-CCL6	D	CHANNEL CONTROL LOGIC
D-CS-M8536-0-CCL7	D	CHANNEL CONTROL LOGIC
D-CS-M8536-0-RES	C	CHANNEL CONTROL LOGIC
D-DD-M8549-YD	B	CHANNEL CONTROL LOGIC SHEET 1
D-UA-M8549-YD-0	B	CHANNEL CONTROL LOGIC SHEET 2
D-CS-M8549-YD-CCLS	*	CHANNEL CONTROL LOGIC
B-DD-M8537-0	D	MBOX CONTROL #4 SHEET 2
D-UA-M8537-0-0	C1	MBOX CONTROL #4 SHEET 3
D-CS-M8537-0-MBZ1	B1	MBOX CONTROL #4
D-CS-M8537-0-MBZ2	A1	MBOX CONTROL #4
D-CS-M8537-0-MBZ3	B1	MBOX CONTROL #4
D-CS-M8537-0-MBZ4	B1	MBOX CONTROL #4
D-CS-M8537-0-MBZ5	A1	MBOX CONTROL #4
D-CS-M8537-0-MBZ6	B1	MBOX CONTROL #4
D-CS-M8537-0-MBZ7	A1	MBOX CONTROL #4
D-CS-M8537-0-RES	B1	MBOX CONTROL #4
B-DD-M8537-0	D	MBOX CONTROL #4 SHEET 3
D-UA-M8537-0-0	D	MBOX CONTROL #4 SHEET 2
D-CS-M8537-0-MBZ1	C	MBOX CONTROL #4
D-CS-M8537-0-MBZ2	B	MBOX CONTROL #4
D-CS-M8537-0-MBZ3	C	MBOX CONTROL #4
D-CS-M8537-0-MBZ4	C	MBOX CONTROL #4
D-CS-M8537-0-MBZ5	B	MBOX CONTROL #4
D-CS-M8537-0-MBZ6	C	MBOX CONTROL #4
C-CS-M8537-0-MBZ7	B	MBOX CONTROL #4
D-CS-M8537-0-RES	C	MBOX CONTROL #4

MODULE (C.S.) CPU (E & M BOX) CONTINUED

DOCUMENT NUMBER	REV	DESCRIPTION
B-DD-M8538-0	E	METER BOARD SHEET 2
D-UA-M8538-0-0	B1	METER BOARD SHEET 2
D-CS-M8538-0-MTR1	A1	METER BOARD
D-CS-M8538-0-MTR2	B1	METER BOARD
D-CS-M8538-0-MTR3	B1	METER BOARD
D-CS-M8538-0-MTR4	B1	METER BOARD
D-CS-M8538-0-MTR5	B1	METER BOARD
D-CS-M8538-0-MTR6	B1	METER BOARD
D-CS-M8538-0-RES	B1	METER BOARD
B-DD-M8538-0	E	METER BOARD SHEET 3
D-UA-M8538-0-0	D	METER BOARD SHEET 2
D-CS-M8538-0-MTR1	B	METER BOARD
D-CS-M8538-0-MTR2	D	METER BOARD
D-CS-M8538-0-MTR3	C	METER BOARD
D-CS-M8538-0-MTR4	D	METER BOARD
D-CS-M8538-0-MTR5	C	METER BOARD
D-CS-M8538-0-MTR6	C	METER BOARD
D-CS-M8538-0-RES	C	METER BOARD
B-DD-M8540-0	*	SHIFT MATRIX SHEET 1
D-UA-M8540-0-0	*	SHIFT MATRIX SHEET 2
D-CS-M8540-0-SHM1	*	SHIFT MATRIX
D-CS-M8540-0-SHM2	*	SHIFT MATRIX
D-CS-M8540-0-SHM3	*	SHIFT MATRIX
D-CS-M8540-0-SHM4	*	SHIFT MATRIX
D-CS-M8540-0-SHM5	*	SHIFT MATRIX
D-CS-M8540-0-RES	*	SHIFT MATRIX
B-DD-M8541-0	*	CONTROL RAM APR SHEET 1
D-UA-M8541-0-0	*	CONTROL RAM APR SHEET 2
D-CS-M8541-0-CRA1	*	CONTROL RAM APR
D-CS-M8541-0-CRA2	*	CONTROL RAM APR
D-CS-M8541-0-CRA3	*	CONTROL RAM APR
D-CS-M8541-0-CRA4	*	CONTROL RAM APR
D-CS-M8541-0-CRA5	*	CONTROL RAM APR
D-CS-M8541-0-CRA6	*	CONTROL RAM APR
D-CS-M8541-0-RES	*	CONTROL RAM APR

	REVISIONS		
CHK	CHANGE NO.	REV	

digital

DRN. D. Toombs   DATE 03-JUN-80
CHK'D.   DATE
ENG.   DATE
BOARD LOCATION: N/A
SHEET 5 OF 9
NEXT HIGHER ASSEMBLY: NONE

DSK1KLPV1C.T2P[4,550] [03-JUN-80 11:44]
FIRST USED ON OPTION/MODEL: KL10-PV

TITLE: KL10-PV BASED SYSTEM

SIZE D CODE TC NUMBER KL10-PV-4 REV. C

MODULE (C.S.) CPU (E & M BOX) CONTINUED

DOCUMENT NUMBER	REV	DESCRIPTION
B-DD-M8542-0	*	VMA BOARD SHEET 1
D-UA-M8542-0-0	*	VMA BOARD SHEET 2
D-CS-M8542-0-VMA1	*	VMA BOARD
D-CS-M8542-0-VMA2	*	VMA BOARD
D-CS-M8542-0-VMA3	*	VMA BOARD
D-CS-M8542-0-VMA4	*	VMA BOARD
D-CS-M8542-0-VMA5	*	VMA BOARD
D-CS-M8542-0-VMA6	*	VMA BOARD
D-CS-M8542-0-RES	*	VAM BOARD
B-DD-M8543-0	*	EBOX CONTROL #1 SHEET 1
D-UA-M8543-0-0	*	EBOX CONTROL #1 SHEET 2
D-CS-M8543-0-CTL1	*	EBOX CONTROL #1
D-CS-M8543-0-CTL2	*	EBOX CONTROL #1
D-CS-M8543-0-CTL3	*	EBOX CONTROL #1
D-CS-M8543-0-CTL4	*	EBOX CONTROL #1
D-CS-M8543-0-RES	*	EBOX CONTROL #1
B-DD-M8544-0	*	MEMORY CONTROL SHEET 1
D-UA-M8544-0-0	*	MEMORY CONTROL SHEET 2
D-CS-M8544-0-MCL1	*	MEMORY CONTROL
D-CS-M8544-0-MCL2	*	MEMORY CONTROL
D-CS-M8544-0-MCL3	*	MEMORY CONTROL
D-CS-M8544-0-MCL4	*	MEMORY CONTROL
D-CS-M8544-0-MCL5	*	MEMORY CONTROL
D-CS-M8544-0-MCL6	*	MEMORY CONTROL
D-CS-M8544-0-MCL7	*	MEMORY CONTROL
D-CS-M8544-0-RES	*	MEMORY CONTROL
B-DD-M8545-0	*	APR BOARD SHEET 1
D-UA-M8545-0-0	*	APR BOARD SHEET 2
D-CS-M8545-0-APR1	*	APR BOARD
D-CS-M8545-0-APR2	*	APR BOARD
D-CS-M8545-0-APR3	*	APR BOARD
D-CS-M8545-0-APR4	*	APR BOARD
D-CS-M8545-0-APR5	*	APR BOARD
D-CS-M8545-0-APR6	*	APR BOARD
D-CS-M8545-0-APR6	*	APR BOARD
D-CS-M8545-0-RES	*	APR BOARD

MODULE (C.S.) CPU (E & M BOX) CONTINUED

DOCUMENT NUMBER	REV	DESCRIPTION
B-DD-M8548-0	*	CONTROL RAM SHEET 1
D-UA-M8548-0-0	*	CONTROL RAM SHEET 2
D-CS-M8548-0-CRO1	*	CONTROL RAM
D-CS-M8548-0-CRO2	*	CONTROL RAM
D-CS-M8548-0-CRO3	*	CONTROL RAM
D-CS-M8548-0-CRO4	*	CONTROL RAM
D-CS-M8548-0-CRO5	*	CONTROL RAM
D-CS-M8548-0-CRO6	*	CONTROL RAM
D-CS-M8548-0-CRAM	*	CRAM NAMES
D-IC-KL10-0-EBUS	*	EBUS CABLE
D-IC-KL10-0-IOC1	*	EBUS CABLE I/O TO CPU
D-IC-KL10-0-IOC2	*	EBUS CABLE I/O TO CPU
D-IC-KL10-0-SBUS	*	SBUS CABLE MEMORY TO CPU

REVISIONS
CHK	CHANGE NO.	REV

digital

DR. [signature]   DATE 03-JUN-80
CHK'D.   DATE
ENG.   DATE
BOARD LOCATION: N/A
SHEET 6 OF 9

DSK:KLPVTC.T2P[4,550] 03-JUN-80 11:44
FIRST USED ON OPTION/MODEL: KL10-PV
NEXT HIGHER ASSEMBLY: NONE

TITLE:
KL10-PV
BASED SYSTEM

SIZE	CODE	NUMBER	REV.
D	TC	KL10-PV-4	C

MODULE (C.S.) DTE (10/11 INTERFACE)

DOCUMENT NUMBER	REV	DESCRIPTION
C-MU-KL10-0-DTE	A	MODULE UTILIZATION
D-MU-KL10-0-RHDTE	*	MODULE UTILIZATION
B-DD-M8552-0	E	DATA PATH AND STATUS SHEET 2
D-UA-M8552-0-0	D1	DATA PATH AND STATUS SHEET 2
D-CS-M8552-0-DPS1	B1	DATA PATH AND STATUS
D-CS-M8552-0-DPS2	A1	DATA PATH AND STATUS
D-CS-M8552-0-DPS3	A1	DATA PATH AND STATUS
D-CS-M8552-0-DPS4	A1	DATA PATH AND STATUS
D-CS-M8552-0-DPS5	C1	DATA PATH AND STATUS
D-CS-M8552-0-DPS6	A1	DATA PATH AND STATUS
D-CS-M8552-0-DPS7	C1	DATA PATH AND STATUS
D-CS-M8552-0-DPS8	C1	DATA PATH AND STATUS
B-DD-M8552-0	E	DATA PATH AND STATUS SHEET 3
D-UA-M8552-0-0	E	DATA PATH AND STATUS SHEET 3
D-CS-M8552-0-DPS1	C	DATA PATH AND STATUS
D-CS-M8552-0-DPS2	B	DATA PATH AND STATUS
D-CS-M8552-0-DPS3	B	DATA PATH AND STATUS
D-CS-M8552-0-DPS4	B	DATA PATH AND STATUS
D-CS-M8552-0-DPS5	D	DATA PATH AND STATUS
D-CS-M8552-0-DPS6	B	DATA PATH AND STATUS
D-CS-M8552-0-DPS7	D	DATA PATH AND STATUS
D-CS-M8552-0-DPS8	D	DATA PATH AND STATUS
B-DD-M8553-0	L	DTE20 CONTROL LOGIC SHEET 2
D-UA-M8553-0-0	H1	DTE20 CONTROL LOGIC SHEET 3
D-CS-M8553-0-CNT1	B1	DTE20 CONTROL LOGIC
D-CS-M8553-0-CNT2	C1	DTE20 CONTROL LOGIC
D-CS-M8553-0-CNT3	A1	DTE20 CONTROL LOGIC
D-CS-M8553-0-CNT4	D1	DTE20 CONTROL LOGIC
D-CS-M8553-0-CNT5	B1	DTE20 CONTROL LOGIC
D-CS-M8553-0-CNT6	B1	DTE20 CONTROL LOGIC
D-CS-M8553-0-CNT7	A1	DTE20 CONTROL LOGIC
D-CS-M8553-0-CNT8	C1	DTE20 CONTROL LOGIC
D-CS-M8553-0-CNT9	A1	DTE20 CONTROL LOGIC
B-DD-M8553-0	L	DTE20 CONTROL LOGIC SHEET 3
D-UA-M8553-0-0	K	DTE20 CONTROL LOGIC SHEET 2
D-CS-M8553-0-CNT1	C	DTE20 CONTROL LOGIC
D-CS-M8553-0-CNT2	E	DTE20 CONTROL LOGIC
D-CS-M8553-0-CNT3	B	DTE20 CONTROL LOGIC
D-CS-M8553-0-CNT4	E	DTE20 CONTROL LOGIC
D-CS-M8553-0-CNT5	C	DTE20 CONTROL LOGIC
D-CS-M8553-0-CNT6	C	DTE20 CONTROL LOGIC
D-CS-M8553-0-CNT7	B	DTE20 CONTROL LOGIC
D-CS-M8553-0-CNT8	D	DTE20 CONTROL LOGIC
D-CS-M8553-0-CNT9	C	DTE20 CONTROL LOGIC

DOCUMENT NUMBER	REV	DESCRIPTION
B-DD-M8554-0	E	UNIBUS INTERRUPT SHEET 2
D-UA-M8554-0-0	E	UNIBUS INTERRUPT SHEET 2
D-CS-M8554-0-INT1	E	UNIBUS INTERRUPT CONTROL
D-CS-M8554-0-INT2	C	UNIBUS INTERRUPT CONTROL
D-CS-M8554-0-INT3	C	UNIBUS INTERRUPT CONTROL
B-DD-M8559-0	*	I/O BOX CLOCK DISTRIBUTION SHEET 2
D-UA-M8559-0-0	*	I/O BOX CLOCK DISTRIBUTION SHEET 2
D-CS-M8559-0-CDS1	*	I/O BOX CLOCK DISTRIBUTION
D-CS-M8559-0-CDS2	*	I/O BOX CLOCK DISTRIBUTION
D-CS-M8559-0-CDS3	*	I/O BOX CLOCK DISTRIBUTION
D-CS-KL10-C-UBCI	*	UNIBUS CABLE IN
D-CS-KL10-C-UBCO	*	UNIBUS CABLE OUT
D-CS-M8564-0-INTJ	*	DTE20 INTERRUPT JUMPER

REVISIONS — CHK | CHANGE NO. | REV

digital

DRN S. Toomey — DATE 03-JUN-80
CHK'D — DATE
ENG. — DATE
BOARD LOCATION: N/A
DSK:KLPVTC.T2P[4,550] 03-JUN-80 11:44
NEXT HIGHER ASSEMBLY: NONE
FIRST USED ON OPTION/MODEL: KL10-PV
SHEET 7 OF 9

TITLE: KL10-PV BASED SYSTEM

SIZE D | CODE TC | NUMBER KL10-PV-4 | REV. C

MODULE (C.S.) DIA (I/O ADAPTER)

DOCUMENT NUMBER	REV	DESCRIPTION
C-MU-KL10-0-BAY1	*	MODULE UTILIZATION BAY 1
B-DD-M8550-0	C	IBUS ADAPTER DATA PATH SHEET 2
D-UA-M8550-0-0	A	IBUS ADAPTER DATA PATH SHEET 3
D-CS-M8550-0-DLH1	B	IBUS ADAPTER DATA PATH
D-CS-M8550-0-DLH2	B	IBUS ADAPTER DATA PATH
D-CS-M8550-0-DLH3	B	IBUS ADAPTER DATA PATH
D-CS-M8550-0-DLH4	B	IBUS ADAPTER DATA PATH
D-CS-M8550-0-DLH5	B	IBUS ADAPTER DATA PATH
D-CS-M8550-0-DLH6	B	IBUS ADAPTER DATA PATH
B-DD-M8550-0	C	IBUS ADAPTER DATA PATH SHEET 3
D-UA-M8550-0-0	B	IBUS ADAPTER DATA PATH SHEET 2
D-CS-M8550-0-DLH1	B	IBUS ADAPTER DATA PATH
D-CS-M8550-0-DLH2	B	IBUS ADAPTER DATA PATH
D-CS-M8550-0-DLH3	B	IBUS ADAPTER DATA PATH
D-CS-M8550-0-DLH4	B	IBUS ADAPTER DATA PATH
D-CS-M8550-0-DLH5	B	IBUS ADAPTER DATA PATH
D-CS-M8550-0-DLH6	B	IBUS ADAPTER DATA PATH
B-DD-M8551-0	B	I/O BUS ADAPTER CONTROL INTERFACE SHEET 2
D-UA-M8551-0-0	B	I/O BUS ADAPTER CONTROL INTERFACE SHEET 2
D-CS-M8551-0-CL1	B	I/O BUS ADAPTER CONTROL INTERFACE
D-CS-M8551-0-CL2	A	I/O BUS ADAPTER CONTROL INTERFACE
D-CS-M8551-0-CL3	B	I/O BUS ADAPTER CONTROL INTERFACE
D-CS-M8551-0-CL4	B	I/O BUS ADAPTER CONTROL INTERFACE
D-CS-M8551-0-CL5	A	I/O BUS ADAPTER CONTROL INTERFACE
D-IC-KL10-0-IBUS	*	KL10 I/O BUS CONNECTOR
D-IC-KL10-0-MBUS	*	KL10 MEMORY BUS CONNECTOR

MODULE (C.S.) DMA (MEM ADAPTER)

DOCUMENT NUMBER	REV	DESCRIPTION
C-MU-KL10-0-BAY1	*	MODULE UTILIZATION BAY 1
B-DD-M8558-0	D	KI MEMORY BUS ADAPTER SHEET 2
D-UA-M8558-0-0	C1	KI MEMORY BUS ADAPTER SHEET 2
D-CS-M8558-0-MA01	B1	KI MEMORY BUS ADAPTER
D-CS-M8558-0-MA02	B1	KI MEMORY BUS ADAPTER
D-CS-M8558-0-MA03	B1	KI MEMORY BUS ADAPTER
D-CS-M8558-0-MA04	B1	KI MEMORY BUS ADAPTER
D-CS-M8558-0-MA05	B1	KI MEMORY BUS ADAPTER
D-CS-M8558-0-MA06	B1	KI MEMORY BUS ADAPTER
B-DD-M8558-0	D	KI MEMORY BUS ADAPTER SHEET 3
D-UA-M8558-0-0	D	KI MEMORY BUS ADAPTER SHEET 2
D-CS-M8558-0-MA01	C	KI MEMORY BUS ADAPTER
D-CS-M8558-0-MA02	C	KI MEMORY BUS ADAPTER
D-CS-M8558-0-MA03	C	KI MEMORY BUS ADAPTER
D-CS-M8558-0-MA04	C	KI MEMORY BUS ADAPTER
D-CS-M8558-0-MA05	C	KI MEMORY BUS ADAPTER
D-CS-M8558-0-MA06	C	KI MEMORY BUS ADAPTER
B-DD-M8560-0	C	DMA TIMING/SBUS TRANCEIVERS SHEET 2
D-UA-M8560-0-0	C	DMA TIMING/SBUS TRANCEIVERS SHEET 3
D-CS-M8560-0-DTR1	C	DMA TIMING/SBUS TRANCEIVERS
D-CS-M8560-0-DTR2	A	DMA TIMING/SBUS TRANCEIVERS
D-CS-M8560-0-DTR3	B	DMA TIMING/SBUS TRANCEIVERS
D-CS-M8560-0-DTR4	B	DMA TIMING/SBUS TRANCEIVERS
D-CS-M8560-0-DTR5	A	DMA TIMING/SBUS TRANCEIVERS
B-DD-M8563-0	E	DMA20 BOARD #2 SHEET 2
D-UA-M8563-0-0	C2	DMA20 BOARD #2 SHEET 3
D-CS-M8563-0-DMC1	A1	DMA20 BOARD #2
D-CS-M8563-0-DMC2	B2	DMA20 BOARD #2
D-CS-M8563-0-DMC3	A1	DMA20 BOARD #2
D-CS-M8563-0-DMC4	B1	DMA20 BOARD #2
D-CS-M8563-0-DMC5	B1	DMA20 BOARD #2
D-CS-M8563-0-DMC6	A1	DMA20 BOARD #2
D-CS-M8563-0-DMC7	A1	DMA20 BOARD #2
B-DD-M8563-0	E	DMA20 BOARD #2 SHEET 3
D-UA-M8563-0-0	E	DMA20 BOARD #2 SHEET 2
D-CS-M8563-0-DMC1	B	DMA20 BOARD #2
D-CS-M8563-0-DMC2	D	DMA20 BOARD #2
D-CS-M8563-0-DMC3	B	DMA20 BOARD #2
D-CS-M8563-0-DMC4	C	DMA20 BOARD #2
D-CS-M8563-0-DMC5	C	DMA20 BOARD #2
D-CS-M8563-0-DMC6	B	DMA20 BOARD #2
D-CS-M8563-0-DMC7	C	DMA20 BOARD #2

REVISIONS
CHK | CHANGE NO. | REV

digital

DRN. S. Coomby
DATE 03-JUN-80
CHK'D.
ENG.
DATE

BOARD LOCATION: N/A
SHEET 8 OF 9

DSK:KLPVTC.T2P[4,550] 03-JUN-80 11:44
NEXT HIGHER ASSEMBLY:
FIRST USED ON OPTION/MODEL: KL10-PV   NONE

TITLE:
KL10-PV
BASED SYSTEM

SIZE	CODE	NUMBER	REV.
D	TC	KL10-PV-4	C

```
DOCUMENT NUMBER      REV   DESCRIPTION
---------------      ---   -----------

D-DD-M8580-0          *    DUAL TRANSLATOR
D-UA-M8580-0-0        A    DUAL TRANSLATOR
D-CS-M8580-0-DT01     *    DUAL TRANSLATOR
D-CS-M8580-0-DT02     *    DATA TRANCVR 0-5
D-CS-M8580-0-DT03     *    DATA TRANSCVR 6-11
D-CS-M8580-0-DT04     *    DATA TRANSCVR 12-17
D-CS-M8580-0-DT05     *    ADDRESS DRIVERS
D-CS-M8580-0-DT06     *    CTRL AND REF VOLT
D-CS-M8580-0-DT07     *    MEM DATA DRIVERS
D-CS-M8580-0-DT08     *    POWER & GND CAPS
D-CS-M8580-0-RES      *    TERMINATORS


D-CS-M8581-0          *    X BUS TRANSLATOR
D-CS-M8581-0-0        A    X BUS TRANSLATOR
D-CS-M8581-0-DX01     *    X BUS TRANSLATOR
D-CS-M8581-0-DX02     *    DATA TRANSCVR 0-5
D-CS-M8581-0-DX03     *    DATA TRANSCVR 6-11
D-CS-M8581-0-DX04     *    DATA TRANSCVR 12-17
D-CS-M8581-0-DX05     *    ADDRESS DRIVERS
D-CS-M8581-0-DX06     *    CTRL AND REF VOLT
D-CS-M8581-0-DX07     *    POWER & GND CAPS
D-CS-M8581-0-RES      *    TERMINATORS
```

```
KL10-PV OPTION/ASSY
-------------------

DOCUMENT NUMBER      REV   DESCRIPTION
---------------      ---   -----------

B-DD-KL10-PV          A    DRAWING DIRECTORY KL10-PV

K-WL-KL10-PV-0        C    REDUCED WIRELIST(COMPUTER PRINTOUT)
D-SP-KL10-PV-2        A    OPTION SERIAL NO. CHART
C-SP-KL10-PV-7        *    KL10 DESKEW INFORMATION
A-SP-KL10-PV-6        *    DMA20 SETUP PROCEDURE

A-PL-KL10-PV-0        B    KL10-PV CPU LOGIC ASSY P.L.
E-UA-KL10-PV-0        B    KL10-PV CPU LOGIC ASSY U.A.
E-AD-7013271-0-0      A    WIRED ASSY CPU

E-AD-7009417-0        D    BACKPLANE ASSY #1
D-UA-5410839-0        C    BACKPLANE
E-AD-7009415-0        C    BACKPLANE ASSY #2
D-UA-5410680-0        A    BACKPLANE
E-AD-7009416-0        D    BACKPLANE ASSY #3
D-UA-5410681-0        A    BACKPLANE
```

NOTE: A REVISION DESIGNATED AS "*" REPRESENTS THE INITIAL
RELEASE REVISION OF A DOCUMENT IN THE CASE WHERE THE
INITIAL RELEASE REVISION WAS "-", "*" OR LEFT
BLANK.

REVISIONS
CHK | CHANGE NO. | REV

digital

DRN. J. Toomey   DATE 15-AUG-80   ENG.   DATE
CHK'D.   DATE   BOARD LOCATION: N/A

DSK:KLPVTC.T2P[4,550]   15-AUG-80 08:47   NEXT HIGHER ASSEMBLY:
FIRST USED ON OPTION/MODEL: KL10-PV   NONE

SHEET 9 OF 9

TITLE: KL10-PV BASED SYSTEM

SIZE	CODE	NUMBER	REV.
D	TC	KL10-PV-4	C