

DRAWING NO.	NO. OF SHTS	PART NO.	DESCRIPTION	REVISIONS			
			MODULE REVISION	A			
D-UA-M8544-Ø-Ø	6		MEMORY CONTROL BOARD	-			
D-CS-M8544-Ø-MCL1	1		MEMORY CONTROL MEM FIELD DECODE	-			
D-CS-M8544-Ø-MCL2	1		MEMORY CONTROL VMA CYCLE FLAGS	-			
D-CS-M8544-Ø-MCL3	1		MEMORY CONTROL VMA HELD FLAGS	-			
D-CS-M8544-Ø-MCL4	1		MEMORY CONTROL VMA CONTROL	-			
D-CS-M8544-Ø-MCL5	1		MEMORY CONTROL MBOX CYCLE REQ	-			
D-CS-M8544-Ø-MCL6	1		MEMORY CONTROL MEM/AD FUNC	-			
D-CS-M8544-Ø-MCL7	1		MEMORY CONTROL POWER, GND, CAPS	-			
D-CS-M8544-Ø-RES	2		MEMORY CONTROL TERMINATORS	-			
D-AH-M8544-Ø-5	4		MEMORY CONTROL BOARD	C			
	5011913		ETCHED CIRCUIT BOARD	D			
M8544-Ø-L			P.C. DESIGN DATA BASE	REF			
M8544-Ø-PL			INSERTION P/L DATA BASE	REF			
POO-M8544-ØØ			PROCESS SHEETS	REF			
NOTES:							
				REV. DATE CHG NO. REV. ORIG			
				USED ON OPTION/MODEL DRN. TITLE K11Ø-PV <i>R.Launtee</i> <i>Jan 77</i> MEMORY CONTROL BOARD CHK'D <i>M.W.Hanley</i> <i>17 Feb 77</i> ENG <i>Tom Engle</i> <i>17 Feb 77</i> PROD. <i>Bill Emily</i> <i>21 Feb 77</i>			
"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1977 DIGITAL EQUIPMENT CORPORATION"				SHEET 1 OF 1	SIZE CODE B DD	NUMBER M8544-Ø	REV. <i>MR</i>

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE  
PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL  
NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN  
PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF  
ITEMS WITHOUT WRITTEN PERMISSION.  
COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION


1018

1

1

9

ג



**NOTES:**

---

---

---

---

---

---

---

---

---

---

<b>CHG</b>	<b>CHANGE NO</b>	<b>REV</b>													

H F E D C B A      V U T S R P N M L K J H F  
ETCH REV. D  
S-5, 00000000000000000000000000000000

SIGNATURES DRN. <i>R.W. County</i>	DATE 10/26/76	digital		
CHK'D. <i>M. J. Miller</i>	13 Oct 76			
ENG. <i>Donald D. George</i>	17 Feb 77	TITLE      MEMORY		
PROJ. ENG. <i>Tom Sipka</i>	17 Feb 77	CONTROL BOARD		
PROD. <i>Bill Smiley</i>	21 Feb 77			
SCALE 2/1	SIZE D	CODE UA	NUMBER M8544-0-0	REV
SHT. 2 OF 6	NEXT FIGHTER ASSY. R-100-M25A1-A			

9

1

1


1

1

SIGN

1

4-0



1 OF 7


373

THIS DRAWING AND SPEC  
PROPERTY OF DIGITAL  
NOT BE REPRODUCED  
IN WHOLE OR IN  
PART AS THE P&E  
WITHOUT

HEREIN, ARE THE  
PATION AND SHALL  
REVISIONS  
CHK CHANGE NO. REV

T CORPORATION

digitati  
DRAW. 3000  
REV. 00-FEB-77  
CHG. 0  
DATE 00-FEB-77  
ENGINE 0  
SHEET 1 OF 1  
TITLE: MEMORY CONTROL  
MEM FIELD DECODE  
FIRST USED ON OPTION MODEL: KL10-PV  
B-DO-M8544-0  
SIZE CODE D CS NUMBER M8544-0-MCL1  
REV. 1 MR




2 OF 7

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
COPYRIGHT © 1977, DIGITAL EQUIPMENT CORPORATION

REVISIONS		
CHK	CHANGE NO.	REV

DRAWN BY: [Signature]			DATE: 08-FEB-77	ENG: [Signature]	DATE: 08-Feb-77	TITLE: MEMORY CONTROL
CHK'D BY: [Signature]			BOARD LOCATION: 4AF47		SHEET 1 OF 1	VMA CYCLE FLAGS
NCL2EC.RLSE4.583.1			27-JAN-77 09:00		NEXT HIGHER ASSEMBLY:	SIZE CODE NUMBER REV,
FIRST USED ON OPTION/MODEL: KL10-PV			B-DD-M8544-0		D CS M8544-0-MCL2	

574



THESE LOADS MUST  
MORE THAN 4 INCH  
FROM THEIR SOURCE

MCL2 VMA WRITE

~~AR1~~ MCL1 LOAD VMA HELD

MCL2 VMA PUBLIC

MCL2 VMA EXTENDED A

**MCL1 CLK SEL**

**DL2** MCL6 FROZ MAP

**CC1** -MCL6 EBOX MAY BE PAGED

TRY H~~AF1~~ MCL1 LOAD VMA HELD L

---

\_\_\_\_\_

Digitized by srujanika@gmail.com

REV.

B

8


正

3 OF

**\*THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE  
PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND  
NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR  
PART AS THE BASIS FOR THE MANUFACTURE OR SALE  
ITEMS WITHOUT WRITTEN PERMISSION.  
COPYRIGHT © 1977, DIGITAL EQUIPMENT CORPORATION**

REVI
CHK CHANG

<b>digita</b>	<b>DRA. <i>J. J. Jourdy</i></b>	<b>DATE <i>09-FEB-77</i></b>	<b>ENG <i>Tom Eggers</i></b>	<b>DATE <i>09-Feb-77</i></b>	<b>TITLE: MEMORY CONTROL VMA HELD FLAGS</b>				
CHKD BY <i>C. Johnson</i>	<b>DATE <i>2/9/77</i></b>	<b>BOARD LOCATION: 4A647</b>		SHEET <i>1</i>	OF <i>1</i>				
MCL3EC.RLSC4,6033		27-JAN-77 09:04	NEXT HIGHER ASSEMBLY:			SIZE <i>D</i>	CODE <i>CS</i>	NUMBER <i>M8544-0-MCL3</i>	REV.
FIRST USED ON OPTION/MODEL: KL10-PV		B-DD-M8544-0							




4 OF 7

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
COPYRIGHT © 1977, DIGITAL EQUIPMENT CORPORATION.

PEVISIONS	CHK	CHANGE NO.	REV

digital	DRW 7	DATE 08-FEB-77	ENG Tom Eggers	DATE 08-Feb-77	TITLE: MEMORY CONTROL
CHK 1	2/97	DATE 2/97	BOARD LOCATION: 40F47	SHEET 1 OF 1	VMA CONTROL
MCL4EC.RLSC4.6031	27 JAN 77 09:36	NEXT HIGHER ASSEMBLY:			
FIRST USED ON OPTION/MODEL: KL10-PV	B-DD-19544-0	SIZE D	CODE CS	NUMBER M18544-0-MCL4	REV


376



"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
COPYRIGHT © 1977, DIGITAL EQUIPMENT CORPORATION."

REVISIONS  
CHK CHANGE NO. REV

DRN: 7 DATE: 08-FEB-77 ENG: Tom Engle DATE: 8-Feb-77 TITLE: MEMORY CONTROL  
CHK: 1 DATE: 2/8/77 BOARD LOCATION: 4AF47 SHEET 1 OF 1  
MCL5EC.RLSC(4,603) 27JAN-77 11:12 NEXT HIGHER ASSEMBLY:  
FIRST USED ON OPTION/MODEL: KL10-PV B-DD-M8544-0 REV. D CS NUMBER: M8544-0-MCL5




6 OF 7

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
COPYRIGHT ©1977, DIGITAL EQUIPMENT CORPORATION"

REVISIONS
CHK
CHANGE NO.
REV

REVISIONS  
DRW. *J. Loosby* DATE 08-FEB-77 ENG *Tom Egge* DATE FEB-77  
CHK *D. Daphne* DATE 2/8/77 BOARD LOCATION: 4AF47  
FIRST USED ON OPTION/MODEL: KL10-PV SHEET 1 OF 1  
MCL6EC.RLSL4.6933 07-FEB-77 21:52 NEXT HIGHER ASSEMBLY:  
SIZE CODE CS NUMBER M8544-0-MCL6 REV.

378



"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
COPYRIGHT ©1977, DIGITAL EQUIPMENT CORPORATION"

DRA. DATE ENG. DATE DATE BOARD LOCATION: 4AF42  
REV. 00-FEB-77 100% TYPE: 4AF42 2/8/77 SHEET 1 OF 1  
MCL2EC.RLS(4.603) 100-FEB-77 21:43 NEXT HIGHER ASSEMBLY:  
FIRST USED ON OPTION/MODEL: KL10-PV B-DD-M8544-0  
SIZE CODE NUMBER REV.  
D CS M8544-0-MCL7

D	RESISTOR LOC(PIN)	SHOWN ON DRW#	REF	VALUE	TERMINATES SIGNAL	RESISTOR LOC(PIN)	SHOWN ON DRW#	REF	VALUE	TERMINATES SIGNAL	RESISTOR LOC(PIN)	SHOWN ON DRW#	REF	VALUE	TERMINATES SIGNAL	RESISTOR LOC(PIN)	SHOWN ON DRW#	REF	VALUE	TERMINATES SIGNAL
	R199(1)	MCL3	B7	68Ω	%E1(14)	R132(1)	MCL6	B7	68Ω	%E65(2)	R228(1)	MCL6	C7	68Ω	CON CACHE LOAD EN H	R238(1)	MCL1	D4	68Ω	MCL1 MEM/AD FUNC H
	R2(1)	MCL3	C6	68Ω	%E1(2)	R117(1)	MCL2	D5	68Ω	%E67(2)	R53(1)	MCL1	B2	68Ω	CON COND/LOAD VMA HELD H	R86(1)	MCL1	D7	68Ω	MCL1 MEM/AREAD H
	R3(1)	MCL3	B6	68Ω	%E1(3)	R183(1)	MCL2	D7	68Ω	%E71(14)	R166(1)	MCL3	A2	68Ω	-CON COND/SEL VMA H	R48(1)	MCL1	D6	68Ω	-MCL1 MEM/AREAD H
	R218(1)	MCL3	D3	68Ω	%E12(14)	R107(1)	MCL2	D7	68Ω	%E71(2)	R184(1)	MCL4	D8	68Ω	CON LOAD ACCESS COND H	R111(1)	MCL1	D7	68Ω	MCL1 MEM/B WRITE H
	R209(1)	MCL3	D3	68Ω	%E12(15)	R56(1)	MCL1	D4	68Ω	%E72(5)	R169(1)	MCL4	A5	68Ω	-CON LOAD SPEC INSTR H	R235(1)	MCL1	D6	68Ω	-MCL1 MEM/B WRITE H
	R206(1)	MCL3	D3	68Ω	%E12(2)	R145(1)	MCL5	B7	68Ω	%E73(14)	R63(1)	MCL4	B2	68Ω	CON PI CYCLE A H	R84(1)	MCL1	D6	68Ω	-MCL1 MEM/COND FETCH H
	R208(1)	MCL3	D3	68Ω	%E12(3)	R118(1)	MCL2	D5	68Ω	%E73(2)	R186(1)	MCL6	B7	68Ω	CON TRAP EN H	R125(1)	MCL1	C4	68Ω	-MCL1 MEM/COND JUMP H
	R159(1)	MCL2	C4	68Ω	%E13(2)	R157(1)	MCL2	C7	68Ω	%E76(14)	R192(1)	MCL5	B4	68Ω	CRAM # 08 B H	R87(1)	MCL1	D4	68Ω	MCL1 MEM/EA CALC H
	R112(1)	MCL2	C4	68Ω	%E13(3)	R156(1)	MCL2	D7	68Ω	%E76(2)	R57(1)	MCL5	B4	68Ω	CRAM # 01 B H	R36(1)	MCL1	D4	68Ω	-MCL1 MEM/EA CALC H
	R68(1)	MCL2	B3	68Ω	%E14(15)	R116(1)	MCL2	C5	68Ω	%E77(15)	R191(1)	MCL5	B4	68Ω	CRAM # 02 B H	R118(1)	MCL1	D4	68Ω	MCL1 MEM/LOAD AR H
	R69(1)	MCL2	B3	68Ω	%E14(2)	R119(1)	MCL2	D5	68Ω	%E77(2)	R195(1)	MCL2	C7	68Ω	CRAM # 03 B H	R104(1)	MCL1	D4	68Ω	MCL1 MEM/LOAD ARX H
	R13(1)	MCL2	A6	68Ω	%E19(15)	R58(1)	MCL5	B7	68Ω	%E79(11)	R225(1)	MCL5	A4	68Ω	CRAM # 04 B H	R105(1)	MCL1	D7	68Ω	MCL1 MEM/REG FUNC H
	R24(1)	MCL6	C2	68Ω	%E2(15)	R49(1)	MCL5	B7	68Ω	%E79(3)	R126(1)	MCL5	A4	68Ω	CRAM # 05 B H	R236(1)	MCL1	D7	68Ω	MCL1 MEM/RESTORE VMA H
	R1(1)	MCL3	B7	68Ω	%E24(6)	R163(1)	MCL3	C3	68Ω	%E8(14)	R226(1)	MCL5	A4	68Ω	CRAM # 07 B H	R239(1)	MCL1	D4	68Ω	MCL1 MEM/RPW CYCLE H
	R218(1)	MCL3	B3	68Ω	%E32(14)	R161(1)	MCL3	C3	68Ω	%E8(15)	R229(1)	MCL5	A4	68Ω	CRAM # 08 B H	R237(1)	MCL1	D4	68Ω	MCL1 MEM/RW CYCLE H
	R219(1)	MCL3	B3	68Ω	%E32(15)	R160(1)	MCL3	C3	68Ω	%E8(2)	R68(1)	MCL1	C6	68Ω	CRAM MEM 00 H	R101(1)	MCL1	D4	68Ω	MCL1 MEM/UNCOND FETCH H
	R213(1)	MCL3	B3	68Ω	%E32(2)	R164(1)	MCL3	C3	68Ω	%E8(3)	R149(1)	MCL1	D4	68Ω	CRAM MEM 01 H	R155(1)	MCL1	D4	68Ω	MCL1 MEM/WRITE H
	R216(1)	MCL3	B3	68Ω	%E32(3)	R193(1)	MCL2	D6	68Ω	AD 01 H	R54(1)	MCL1	C4	68Ω	CRAM MEM 02 H	R109(1)	MCL1	C4	68Ω	MCL1 RW OR RPW CYCLE H
	R168(1)	MCL6	C5	68Ω	%E33(14)	R188(1)	MCL2	D6	68Ω	AD 02 H	R153(1)	MCL1	C4	68Ω	CRAM MEM 03 H	R66(1)	MCL2	A5	68Ω	-MCL2 PUBLIC EN H
	R41(1)	MCL4	A6	68Ω	%E38(2)	R19(1)	MCL2	D6	68Ω	AD 03 H	R52(1)	MCL5	C2	68Ω	-CRAM SH-ARM1 SEL 1 A H	R81(1)	MCL2	B5	68Ω	MCL2 USER EN H
	R12(1)	MCL2	B6	68Ω	%E40(14)	R190(1)	MCL2	C6	68Ω	AD 04 A H	R51(1)	MCL5	C2	68Ω	-CRAM SH-ARM1 SEL 2 A H	R85(1)	MCL2	B5	68Ω	-MCL2 USER EN H
	R137(1)	MCL6	B7	68Ω	%E40(2)	R73(1)	MCL6	D4	68Ω	AD 05 A H	R126(1)	MCL4	C2	68Ω	CRAM VMA SEL 1 H	R113(1)	MCL2	A3	68Ω	MCL2 VMA EXTENDED A H
	R23(1)	MCL4	B4	68Ω	%E42(3)	R7(1)	MCL2	A6	68Ω	-AD 06 A H	R127(1)	MCL4	C2	68Ω	CRAM VMA SEL 2 H	R203(1)	MCL2	A3	68Ω	-MCL2 VMA EXTENDED A H
	R183(1)	MCL4	D5	68Ω	%E46(3)	R59(1)	MCL6	D4	68Ω	AD 07 H	R224(1)	MCL5	A2	68Ω	CTL1 SPEC/SP MEM CYCLE H	R32(1)	MCL2	A3	68Ω	MCL2 VMA PREVIOUS H
	R34(1)	MCL4	B7	68Ω	%E48(15)	R144(1)	MCL6	D6	68Ω	AD 08 H	R80(1)	MCL6	D6	68Ω	CTL3 DIAG FORCE EXTEND H	R205(1)	MCL2	A3	68Ω	-MCL2 VMA PREVIOUS H
	R45(1)	MCL4	B7	68Ω	%E48(2)	R146(1)	MCL6	D6	68Ω	AD 09 H	R58(1)	MCL5	B7	68Ω	DRAM A 00 H	R202(1)	MCL2	B3	68Ω	MCL2 VMA PUBLIC H
	R139(1)	MCL6	A7	68Ω	%E49(14)	R175(1)	MCL6	A7	68Ω	AD 10 A H	R61(1)	MCL5	B7	68Ω	DRAM A 01 H	R128(1)	MCL2	B3	68Ω	-MCL2 VMA PUBLIC H
	R129(1)	MCL6	C7	68Ω	%E49(2)	R238(1)	MCL6	B7	68Ω	AD 11 A H	R62(1)	MCL5	A7	68Ω	DRAM A 02 H	R196(1)	MCL2	D3	68Ω	MCL2 VMA READ H
	R122(1)	MCL3	B6	68Ω	%E53(3)	R187(1)	MCL6	B7	68Ω	AD 12 A H	R227(1)	MCL5	A2	68Ω	-IR AC=0 H	R198(1)	MCL2	C3	68Ω	MCL2 VMA WRITE H
	R94(1)	MCL4	A2	68Ω	%E58(14)	R201(1)	MCL3	C7	68Ω	APR3 FETCH COMP H	R97(1)	MCL5	C4	68Ω	-IR JRST 0, H	R131(1)	MCL3	C7	68Ω	MCL3 EPT EN H
	R95(1)	MCL4	A2	68Ω	%E58(15)	R200(1)	MCL3	B2	68Ω	APR3 FM EXTENDED H	R27(1)	MCL4	B2	68Ω	-IR TEST SATISFIED H	R16(1)	MCL3	C7	68Ω	MCL3 SPEC/EXEC H
	R91(1)	MCL4	A2	68Ω	%E58(2)	R148(1)	MCL3	C4	68Ω	APR3 READ COMP H	R130(1)	MCL3	D7	68Ω	MCL3 LPT EN H	R130(1)	MCL3	D7	68Ω	MCL3 LPT EN H
	R92(1)	MCL4	A2	68Ω	%E58(3)	R6(1)	MCL3	A7	68Ω	APR3 USER COMP H	R4(1)	MCL3	A7	68Ω	MCL3 USER COMP H	R4(1)	MCL3	A7	68Ω	MCL3 USER COMP H
	R121(1)	MCL5	D6	68Ω	%E59(2)	R197(1)	MCL3	C7	68Ω	APR3 WRITE COMP H	R5(1)	MCL3	A7	68Ω	-MCL3 USER COMP H	R5(1)	MCL3	A7	68Ω	-MCL3 USER COMP H
	R176(1)	MCL4	D7	68Ω	%E59(3)	R177(1)	MCL4	A2	68Ω	-APR4 AC 09 H	R223(1)	MCL1	C6	68Ω	MCL1 DS 04 H	R170(1)	MCL4	A4	68Ω	MCL4 KERNEL CYCLE H
	R181(1)	MCL4	C4	68Ω	%E57(14)	R178(1)	MCL4	A2	68Ω	-APR4 AC 10 H	R222(1)	MCL1	C6	68Ω	MCL1 DS 05 H	R232(1)	MCL4	B2	68Ω	-MCL4 LOAD VMA H
	R142(1)	MCL4	D4	68Ω	%E57(3)	R179(1)	MCL4	A2	68Ω	-APR4 AC 11 H	R221(1)	MCL1	C6	68Ω	MCL1 DS 06 H	R98(1)	MCL4	A4	68Ω	-MCL4 PXCT H
	R231(1)	MCL5	D7	68Ω	%E60(2)	R182(1)	MCL4	A2	68Ω	-APR4 AC 12 H	R173(1)	MCL1	C2	68Ω	MCL1 LOAD AD FUNC H	R89(1)	MCL4	A2	68Ω	MCL4 PXCT B09 H
	R186(1)	MCL5	A6	68Ω	%E63(7)	R148(1)	MCL5	C7	68Ω	-CLK3 EBOX SYNC B H	R18(1)	MCL1	C2	68Ω	-MCL1 LOAD AD FUNC H	R40(1)	MCL4	A2	68Ω	-MCL4 PXCT B09 H
	R151(1)	MCL5	C6	68Ω	%E65(14)	R133(1)	MCL5	B2	68Ω	CLK3 MCL H	R150(1)	MCL1	C2	68Ω	-MCL1 MEM 00 A H	R42(1)	MCL4	A2	68Ω	-MCL4 PXCT B10 H

D

RESISTOR SHOWN ON VALUE TERMINATES  
LOC(PIN) DRW# REF SIGNAL

R88(1) MCL4 A2 68 $\Omega$  MCL4 PXCT B11 H  
 R44(1) MCL4 A2 68 $\Omega$  -MCL4 PXCT B11 H  
 R26(1) MCL4 A2 68 $\Omega$  MCL4 PXCT B12 H  
 R24(1) MCL4 A2 68 $\Omega$  -MCL4 PXCT B12 H  
 R93(1) MCL4 D7 68 $\Omega$  MCL4 SR 00 H  
 R39(1) MCL4 D7 68 $\Omega$  MCL4 SR 01 H  
 R43(1) MCL4 D7 68 $\Omega$  MCL4 SR 02 H  
 R72(1) MCL4 D4 68 $\Omega$  -MCL4 VMA EXT EN H  
 R185(1) MCL4 D4 68 $\Omega$  MCL4 VMA LONG EN H  
 R37(1) MCL4 D4 68 $\Omega$  -MCL4 VMA LONG EN H  
 R70(1) MCL4 B6 68 $\Omega$  -MCL4 VMA PREV EN H  
 R188(1) MCL4 C1 68 $\Omega$  MCL4 VMA/AD H  
 R46(1) MCL4 C1 68 $\Omega$  -MCL4 VMA/AD H  
 R31(1) MCL4 C6 68 $\Omega$  -MCL4 XR PREVIOUS H  
 R55(1) MCL4 D2 68 $\Omega$  MCL4 XR SHORT H  
 R99(1) MCL5 B4 68 $\Omega$  -MCL5 # 00 H  
 R17(1) MCL5 B4 68 $\Omega$  -MCL5 # 01 H  
 R79(1) MCL5 B4 68 $\Omega$  -MCL5 # 02 H  
 R29(1) MCL5 A4 68 $\Omega$  -MCL5 # 04 H  
 R30(1) MCL5 A4 68 $\Omega$  -MCL5 # 05 H  
 R28(1) MCL5 A4 68 $\Omega$  -MCL5 # 07 H  
 R33(1) MCL5 A4 68 $\Omega$  -MCL5 # 08 H  
 R147(1) MCL5 B7 68 $\Omega$  MCL5 A=001 H  
 R152(1) MCL5 B7 68 $\Omega$  MCL5 A=0X0 H  
 R96(1) MCL5 C2 68 $\Omega$  MCL5 AD LONG EN H  
 R136(1) MCL5 C2 68 $\Omega$  -MCL5 AD LONG EN H  
 R22(1) MCL5 B6 68 $\Omega$  MCL5 AREAD 001 H  
 R108(1) MCL5 A6 68 $\Omega$  MCL5 AREAD 1XX H  
 R158(1) MCL5 A6 68 $\Omega$  MCL5 AREAD 3,6,7 H  
 R154(1) MCL5 B6 68 $\Omega$  MCL5 AREAD X11 H  
 R234(1) MCL5 B7 68 $\Omega$  MCL5 BWRITE 01 H  
 R233(1) MCL5 B2 68 $\Omega$  MCL5 CLK A H  
 R134(1) MCL5 B2 68 $\Omega$  MCL5 CLK B H  
 R172(1) MCL5 B1 68 $\Omega$  MCL5 CLK C H  
 R162(1) MCL5 B2 68 $\Omega$  MCL5 CLK D H  
 R171(1) MCL5 B2 68 $\Omega$  MCL5 CLK E H  
 R114(1) MCL5 B1 68 $\Omega$  MCL5 CLK F H  
 R138(1) MCL5 D4 68 $\Omega$  -MCL5 EA EXTENDED H  
 R35(1) MCL5 D4 68 $\Omega$  -MCL5 EA PREVIOUS H  
 R141(1) MCL5 C3 68 $\Omega$  MCL5 FETCH EN H

RESISTOR SHOWN ON VALUE TERMINATES  
LOC(PIN) DRW# REF SIGNAL

R174(1) MCL5 C3 68 $\Omega$  -MCL5 FETCH EN H  
 R102(1) MCL5 C4 68 $\Omega$  MCL5 FETCH EN IN H  
 R124(1) MCL5 A2 68 $\Omega$  MCL5 RESET H  
 R38(1) MCL5 A2 68 $\Omega$  -MCL5 RESET H  
 R82(1) MCL5 B2 68 $\Omega$  -MCL5 SKIP SATISFIED H  
 R189(1) MCL5 A2 68 $\Omega$  MCL5 SPEC/SP MEM CYCLE H  
 R98(1) MCL5 A2 68 $\Omega$  -MCL5 SPEC/SP MEM CYCLE H  
 R65(1) MCL5 D6 68 $\Omega$  -MCL5 VMA ADR ERR H  
 R11(1) MCL6 D4 68 $\Omega$  -MCL6 AD 05 H  
 R47(1) MCL6 D4 68 $\Omega$  -MCL6 AD 07 H  
 R143(1) MCL6 D5 68 $\Omega$  MCL6 AD FUNC 08 H  
 R100(1) MCL6 D5 68 $\Omega$  MCL6 AD FUNC 09 H  
 R64(1) MCL6 C5 68 $\Omega$  -MCL6 EBOX PAGING EN H  
 R76(1) MCL6 B5 68 $\Omega$  MCL6 MAP FUNC H  
 R25(1) MCL6 C5 68 $\Omega$  -MCL6 PC SECTION 0 H  
 R19(1) MCL6 C5 68 $\Omega$  -MCL6 PCS SECTION 0 H  
 R240(1) MCL6 B3 68 $\Omega$  MCL6 PHYS REF H  
 R14(1) MCL6 C4 68 $\Omega$  -MCL6 PUBLIC H  
 R67(1) MCL6 B5 68 $\Omega$  MCL6 REG FUNC H  
 R15(1) MCL6 D4 68 $\Omega$  -MCL6 USER H  
 R18(1) MCL6 C4 68 $\Omega$  -MCL6 USER IOT H  
 R21(1) MCL6 D5 68 $\Omega$  -MCL6 VMA SECTION 0 H  
 R211(1) MCL3 D2 68 $\Omega$  SCD4 CRY0 H  
 R212(1) MCL3 D2 68 $\Omega$  SCD4 CRY1 H  
 R215(1) MCL3 A2 68 $\Omega$  SCD4 DIV CHK H  
 R207(1) MCL3 D2 68 $\Omega$  SCD4 FOV H  
 R214(1) MCL3 B2 68 $\Omega$  SCD4 FXJ1 H  
 R71(1) MCL2 A7 68 $\Omega$  SCD4 PCP H  
 R217(1) MCL3 B2 68 $\Omega$  SCD4 TRAP REQ 1 H  
 R220(1) MCL3 B2 68 $\Omega$  SCD4 TRAP REQ 2 H  
 R165(1) MCL3 C2 68 $\Omega$  SCD5 ADR BRK INH H  
 R75(1) MCL3 B7 68 $\Omega$  SCD5 ADR BRK PREVENT H  
 R63(1) MCL3 A6 68 $\Omega$  -SCD5 PRIVATE INSTR H  
 R5(1) MCL3 C2 68 $\Omega$  SCD5 PUBLIC A H  
 R8(1) MCL3 C2 68 $\Omega$  SCD5 USER A H  
 R74(1) MCL3 C2 68 $\Omega$  SCD5 USER IOT A H  
 R167(1) MCL6 D6 68 $\Omega$  -VMA1 VMA SECTION 0 H  
 R115(1) MCL5 D6 68 $\Omega$  VMA2 VMA 12 H  
 R123(1) MCL3 B6 68 $\Omega$  -VMA3 MATCH 13-35 H  
 R77(1) MCL6 C6 68 $\Omega$  -VMA3 PC SECTION 0 H

RESISTOR SHOWN ON VALUE TERMINATES  
LOC(PIN) DRW# REF SIGNAL

R78(1) MCL6 C6 68 $\Omega$  -VMA4 PCS SECTION 0 H

D

C

V

B

A

## NOTE:

- ALL TERMINATORS HAVE PIN TWO CONNECTED TO -2.0V AND ARE 5% 1/4WATT UNLESS OTHERWISE SPECIFIED
- ENTRIES ARE SORTED BY SIGNAL NAME
- % INDICATES OUTPUT OF DIP LOC AND () INDICATES PIN NUMBER

REV.

NUMBER

CS

SIZE

CODE

D

A

A

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
COPYRIGHT © 1977, DIGITAL EQUIPMENT CORPORATION"

REVISIONS  
CHK CHANGE NO. REV

DRN. *C. Smith* DATE *10-FEB-77* EMR *Tom Sarge* DATE *8-Feb-77* TITLE: MEMORY CONTROL TERMINATORS  
CHK'D *C. Stephen* DATE *2/77* BOARD LOCATION: SHEET *2 OF 2*  
M8544.RLS(4.603) 1074FEB-77 21:34 NEXT HIGHER ASSEMBLY:  
FIRST USED ON OPTION/MODEL: KL10-PV SIZE CODE NUMBER REV.  
D CS M8544-0-RES