Technical Information Manual

Revision n. 9

25 July 2014

MOD. DT5720

4 CHANNEL 12 BIT

250 MS/S DIGITIZER

MANUAL REV.9

NPO:

00100/09:5720x.MUTx/09

CAEN will repair or replace any product within the guarantee period if the Guarantor declares that the product is defective due to workmanship or materials and has not been caused by mishandling, negligence on behalf of the User, accident or any abnormal conditions or operations.

CAEN declines all responsibility for damages or injuries caused by an improper use of the Modules due to negligence on behalf of the User. It is strongly recommended to read thoroughly the CAEN User's Manual before any kind of operation.

CE

CAEN reserves the right to change partially or entirely the contents of this Manual at any time and without giving any notice.

Disposal of the Product

The product must never be dumped in the Municipal Waste. Please check your local regulations for disposal of electronics products.



MADE IN ITALY : We stress the fact that all the boards are made in Italy because in this globalized world, where getting the lowest possible price for products sometimes translates into poor pay and working conditions for the people who make them, at least you know that who made your board was reasonably paid and worked in a safe environment. (this obviously applies only to the boards marked "MADE IN ITALY", we can not attest to the manufacturing process of "third party" boards).

TABLE OF CONTENTS

LIST OF FIGURES

LIST OF TABLES

1. General description

1.1. Overview

Fig. 1.1: Mod. DT5720 Desktop Waveform Digitizer

The Mod. DT5720 is a 4 Channel 12 bit 250 MS/s Desktop Waveform Digitizer with 2 Vpp dynamic range on single ended MCX coax. input connectors.

The DC offset is adjustable via a 16-bit DAC on each channel in the ±1V range.

The module features a front panel clock In and a PLL for clock synthesis from internal/external references. The data stream is continuously written in a circular memory buffer. When the trigger occurs, the FPGA writes further N samples for the post trigger and freezes the buffer that can be read via USB or Optical link. The acquisition can continue dead-timeless in a new buffer.

Each channel has a SRAM memory buffer (see Table 1.1 for the available memory sizes) divided in buffers of programmable size (1 - 1024). The readout (from USB or Optical link) of a frozen buffer is independent from the write operations in the active circular buffer (ADC data storage). Two modes are supported for the event storage in the board memories: Standard mode and Pack2.5 mode (see § 3.3.3)

Mod. DT5720 supports multi-board synchronization: an external reference clock can be distributed to all modules (CLK IN) and a common input (GPI) can be used to align all event trigger time tags. When synchronized, all data will be aligned and coherent across multiple DT5720 boards.

The trigger signal can be provided via the front panel input as well as via the software, but it can also be generated internally with threshold auto-trigger capability.

DT5720 houses USB 2.0 and optical link interfaces. USB 2.0 allows data transfers up to 30 MB/s. The Optical Link supports transfer rate of 80 MB/s, and offer daisy-chain capability. Therefore it is possible to connect up to 8 ADC modules to an A2818 Optical Link Controller or 32 modules to an A3818 (4 channel version).

CAEN provides also for this model a Digital Pulse Processing firmware (see Table 1.1) for Physics Applications. This feature allows to perform on-line processing on detector signal directly digitized. DT5720 is well suited for data acquisition and processing of

signals from scintillators/photomultipliers or SiPM detectors, implementing function functionalities of a digital QDC.

Table 1.1: Available models, related products and accessories

Code	Description
WDT5720XAAAA	DT5720 - 4 Ch. 12 bit 250 MS/s Digitizer: 1.25MS/ch, C4, SE
WDT5720AXAAA	DT5720A - 2 Ch. 12 bit 250 MS/s Digitizer: 1.25MS/ch, C4, SE
WDT5720BXAAA	DT5720B - 4 Ch. 12 bit 250 MS/s Digitizer: 1.25MS/ch, C20, SE
WDT5720CXAAA	DT5720C - 2 Ch. 12 bit 250 MS/s Digitizer: 1.25MS/ch, C20, SE
WDT5720DXAAA	DT5720D - 4 Ch. 12 bit 250 MS/s Digitizer: 10MS/ch, C20, SE
WDT5720EXAAA	DT5720E - 2 Ch. 12 bit 250 MS/s Digitizer: 10MS/ch, C20, SE
WA654XAAAAAA	A654 - Single Channel MCX to LEMO Cable Adapter
WA654K4AAAAA	A654 KIT4 - 4 MCX TO LEMO Cable Adapter
WA654K8AAAAA	A654 KIT8 - 8 MCX TO LEMO Cable Adapter
WA659XAAAAAA	A659 - Single Channel MCX to BNC Cable Adapter
WA659K4AAAAA	A659 KIT4 - 4 MCX TO BNC Cable Adapter
WA659K8AAAAA	A659 KIT8 - 8 MCX TO BNC Cable Adapter
WA2818XAAAAA	A2818 - PCI Optical Link
WA3818AXAAAA	A3818A - PCIe 1 Optical Link
WA3818BXAAAA	A3818B - PCIe 2 Optical Link
WA3818CXAAAA	A3818C - PCIe 4 Optical Link
WAI2730XAAAA	AI2730 - Optical Fibre 30 m. simplex
WAI2720XAAAA	AI2720 - Optical Fibre 20 m. simplex
WAI2705XAAAA	AI2705 - Optical Fibre 5 m. simplex
WAI2703XAAAA	AI2703 - Optical Fibre 30cm. simplex
WAY2730XAAAA	AY2730 - Optical Fibre 30 m. duplex
WAY2720XAAAA	AY2720 - Optical Fibre 20 m. duplex
WAY2705XAAAA	AY2705 - Optical Fibre 5 m. duplex
WFWDPPCIAAAA	DPP-CI - Digital Pulse Processing for Charge Integrationon for (x720)
WFWDPPCI02AA	DPP-CI - Digital Pulse Processing for Charge Integration for (x720) - 2 Licence Pack
WFWDPPCI05AA	DPP-CI - Digital Pulse Processing for Charge Integration for (x720) - 5 Licence Pack
WFWDPPCI10AA	DPP-CI - Digital Pulse Processing for Charge Integration for (x720) - 10 Licence Pack
WFWDPPCI20AA	DPP-CI - Digital Pulse Processing for Charge Integration for (x720) - 20 Licence Pack
WFWDPPNGAA20(*)	DPP-PSD - Digital Pulse Processing for Pulse Shape Discrimination for (x720)
WFWDPPNG0220(*)	DPP-PSD - Digital Pulse Processing for Pulse Shape Discrimination for (x720) - 2 Licence Pack
WFWDPPNG0520(*)	DPP-PSD - Digital Pulse Processing for Pulse Shape Discrimination for (x720) - 5 Licence Pack
WFWDPPNG1020(*)	DPP-PSD - Digital Pulse Processing for Pulse Shape Discrimination for (x720) - 10 Licence Pack
WFWDPPNG2020(*)	DPP-PSD - Digital Pulse Processing for Pulse Shape Discrimination (x720) - 20 Licence Pack

(*) The DPP-PSD firmware runs only on DT5720B/DT5720C/DT5720D/DT5720E.

1.2. Block Diagram



Fig. 1.1: Mod. DT5720 Block Diagram

The function of each block will be explained in detail in the subsequent sections.

2. Technical specifications

2.1. Packaging and Compliancy

The unit is a Desktop module housed in a 154x50x164 mm^3 alloy box.

2.2. Power requirements

The module is powered by the external AC/DC stabilized power supply provided with the digitizer and included in the delivered kit.

The board's typical power consumption is 1.5A (@+12V).

Note.: Using a different power supply source, like battery or linear type, it is recommended the source to provide +12V and, at least, 2A; the power jack is a 2.1mm type, a suitable cable is the RS 656-3816 type (or similar).

2.3. Front and Back Panel



Fig. 2.1: Mod. DT5720 front panel



Fig. 2.2: Mod. DT5720 back panel

2.4. External connectors

2.4.1. ANALOG INPUT connectors

Fig. 2.3: MCX connector

Function:
Analog input, single ended, input dynamics: 2Vpp, Zin=50Ω
Mechanical specifications:
MCX connector (CS 85MCX-50-0-16 SUHNER)

N.B.: Absolute max analog input voltage = 6Vpp (with Vrail max to +6V or -6V) for any DAC offset value.

2.4.2. CONTROL connectors

Function:
TRG IN: External trigger input (NIM/TTL, Zin= 50Ω)
Mechanical specifications:
00-type LEMO connectors

2.4.3. ADC REFERENCE CLOCK connectors



Fig. 2.4: AMP CLK IN Connector

Function:
CLK IN: External clock/Reference input, AC coupled (diff. LVDS, ECL, PECL, LVPECL, CML), Zdiff= 100Ω.
Mechanical specifications:
AMP 3-102203-4 AMP MODUII

2.4.4. Digital I/O connectors

Function:

- GPI: programmable front panel input (NIM/TTL, Zin=50Ω)
- GPO: programmable front panel output (NIM/TTL across 50Ω); used as output for trigger propagation

Mechanical specifications:
00-type LEMO connectors

2.4.5. Optical LINK connector



Fig. 2.5: LC Optical Connector

Mechanical specifications:
LC type connector; to be used with Multimode 62.5/125µm cable with LC connectors on both sides
Electrical specifications:
Optical link for data readout and slow control with transfer rate up to 80MB/s; daisy chainable.

2.4.6. USB Port

Mechanical specifications:
B type USB connector
Electrical specifications:
USB 2.0 and USB 1.1 compliant

2.4.7. 12V External

Mechanical specifications:
RAPC722X SWITCHCRAFT PCB DC Power Jack
Electrical specifications:
+12V DC Input

2.4.8. Spare Link

Mechanical specifications:
3M-7610-5002 connector
Electrical specifications:
T.B.D.

2.5. Other components

2.5.1. Displays

The front panel hosts the following LEDs:

Table 2.1: Front panel LEDs

Name:	Colour:	Function:
CLK_IN	green	External clock enabled.
NIM	green	Standard selection for GPO, TRG IN, GPI.
TTL	green	Standard selection for GPO, TRG IN, GPI.
USB	green	Data transfer activity
LINK	green/yellow	Network present; Data transfer activity
PLL _LOCK	green	The PLL is locked to the reference clock
PLL _BYPS	green	The reference clock drives directly ADC clocks; the PLL circuit is switched off and the PLL_ LOCK LED is turned off.
RUN	green	RUN bit set
TRG	green	Triggers are accepted
DRDY	green	Event/data (depending on acquisition mode) are present in the Output Buffer
BUSY	red	All the buffers are full

2.6. Technical specifications table

Table 2.2: Mod. DT5720 technical specifications

Packaging	Desktop module; 154x50x164 mm^3 (WxHxD), Weight: 680 gr
Analog Input	4 channels (MCX 50 Ohm) for DT5720 / DT5720B / DT5720D. 2 channels (MCX 50 Ohm) for DT5720A / DT5720C / DT5720E. Single-ended Input range: 2 Vpp; Bandwidth: 125 MHz. Programmable DAC for Offset Adjust x ch., adjustment range: ±1V
Digital Conversion	Resolution: 12 bit; Sampling rate: 10 to 250 MS/s simultaneously on each channel
ADC Sampling Clock generation	Three operating modes: - PLL mode - internal reference (50 MHz loc. oscillator). - PLL mode - external reference on CLK_IN (Jitter<100ppm). - PLL Bypass mode: Ext. clock on CLK_IN drives directly ADC clocks (Freq.: 10 ÷ 250 MHz).
Digital I/O	CLK_IN (AMP Modu II): - AC coupled differential input clock LVDS, ECL, PECL, LVPECL, CML (single ended NIM/TTL available with cable adapter) - Jitter<100ppm TRG_IN (LEMO, NIM/TTL, Zin = 50 Ohm) GPI (LEMO, NIM/TTL, Zin = 50 Ohm) GPO (LEMO, NIM/TTL, across 50 Ohm)
Memory Buffer	1.25 MS/ch Multi Event Buffer for DT5720 / DT5720A / DT5720B / DT5720C, while 10 MS/ch for DT5720D / DT5720E. Programmable event size and pre-post trigger. Divisible into 1 ÷ 1024 buffers. Readout of Frozen buffer independent from write operations in the active buffer (ADC data storage).
Trigger	Common Trigger - TRG_IN (External signal) - Software (from USB or Optical Link) - Self trigger (Internal threshold auto-trigger) Daisy chain trigger propagation among boards (using GPO)
Trigger Time Stamp	31-bit counter– 16 ns resolution – 17 s range
AMC FPGA	One Altera Cyclone EP1C4or EP1C20 per couple of channels (see Table 1.1).
Multi Modules Synchronization	Allows data alignment and consistency across multiple DT5720 modules: - CLK_IN allows the synchronization to a common clock source - GPI ensures Trigger time stamps and start acquisition times alignment
USB interface	USB2.0 and USB1.1 compliant Up to 30 MB/s transfer rate
Optical Link	CAEN proprietary protocol, up to 80 MB/s transfer rate, with Optical Link Controller (Mod. A2818/A3818).
Upgrade	Firmware can be upgraded via Optical Link or USB interface
Software	General purpose C and LabView Libraries Demo and Software Tools for Windows and Linux
Electrical Power	Voltage range: 12 ± 10% Vdc

3. Functional description

3.1. Analog Input

Input dynamics is 2V (Zin= 50 Ω). A 16bit DAC allows to add a DC offset to the signal in the ±1 V range.
The input bandwidth ranges from DC to 125 MHz (with 2nd order anti-aliasing low pass filter).



Fig. 3.1: Input diagram

3.2. Clock Distribution



Fig. 3.2: Clock distribution diagram

The module clock distribution takes place on two domains: OSC-CLK and REF-CLK; the former is a fixed 50MHz clock provided by an on board oscillator, the latter provides the ADC sampling clock.
OSC-CLK handles Local Bus (communication between motherboard and mezzanine boards; see red traces in the figure above).
REF-CLK handles ADC sampling, trigger logic, acquisition logic (samples storage into RAM, buffer freezing on trigger) through a clock chain. Such domain can use either an external (via front panel signal) or an internal (via local oscillator) source, in the latter case OSC-CLK and REF-CLK will be synchronous (the operation mode remains the same anyway).
DT5720 uses an integrated phase-locked-loop (PLL) and clock distribution device (AD9520). It is used to generate the sampling clock for ADCs (SAMP-CLK0/SAMP-CLK1) and trigger logic synchronization clock (TRG-CLK).
Both clocks can be generated from the internal oscillator or from external clock input (CLK IN). By default, board uses the internal clock as PLL reference (REF-CLK). External clock can be selected by register access. AD9520 configuration can be changed and stored into non-volatile memory. AD9520 configuration change is primarly intended to be used for external PLL reference clock frequency change:
DT5720 locks to an external 50 MHz clock with default AD9520 configuration.

Please contact CAEN (see § 6) for more information and configuration tools.

Refer also to AD9520 data sheet for more details:
http://www.analog.com/UploadedFiles/Data_Sheets/AD9520.pdf

3.2.1. Trigger Clock

TRG-CLK signal has a frequency equal to ½ of SAMP-CLK; therefore a 2 samples "uncertainty" occurs over the acquisition window.

3.3. Acquisition Modes

3.3.1. Acquisition run/stop

The acquisition can be started in two ways, according to bits[1:0] setting of Acquisition Control register (address 0x8100):

- setting bit[2] in the Acquisition Control register (bits[1:0] of Acquisition Control must be set to 00, that is SW CONTROLLED Start/Stop Mode);
- driving GPI signal high (bits[1:0] of Acquisition Control must be set to 11, that is GPIO CONTROLLED Start/Stop Mode).

Subsequently acquisition is stopped either:

- resetting the bit[2] in the Acquisition Control register (bits[1:0] of Acquisition Control must be set to 00, that is SW CONTROLLED Start/Stop Mode);
- driving GPI signal low (bits[1:0] of Acquisition Control must be set to 11, that is GPIO CONTROLLED Start/Stop Mode).

3.3.2. Acquisition Triggering: Samples and Events

When the acquisition is running, a trigger signal allows to:

- store the 31-bit counter value of the Trigger Time Tag (TTT).

  The counter (representing a time reference), like so the Trigger Logic Unit (see § 3.2) operates at a frequency of 125 MHz (i.e. 8 ns, that is to say 2 ADC clock cycles). Due to the way the acquired data are written into the board internal memory (i.e in 4-sample bunches), the TTT counter is read every 2 trigger logic clock cycles, which means the trigger time stamp resolution results in 16 ns (i.e. 62.5 MHz). Basing on that, the LSB of the TTT is always “0”.

- increment the EVENT COUNTER;
- fill the active buffer with the pre/post-trigger samples, whose number is programmable (Acquisition window width), freezing then the buffer for readout purposes, while acquisition continues on another buffer.

An event is therefore composed by the trigger time tag, pre- and post-trigger samples and the event counter.
Overlap between “acquisition windows” may occur (a new trigger occurs while the board is still storing the samples related to the previous trigger); this overlap can be either rejected or accepted (programmable via software).
If the board is programmed to accept the overlapped triggers, as the “overlapping” trigger arrives, the current active buffer is filled up, then the samples storage continues on the subsequent one. In this case events will not have all the same size (see Fig. 3.3).



Fig. 3.3: Trigger Overlap

A trigger can be refused for the following causes:

- acquisition is not active
- memory is FULL and therefore there are no available buffers
- the required number of samples for building the pre-trigger of the event is not reached yet; this happens typically as the trigger occurs too early either with respect to the RUN_ACQUISITION command (see § 3.3.1) or with respect to a buffer emptying after a MEMORY_FULL status
- the trigger overlaps the previous one and the board is not enabled for accepting overlapped triggers

As a trigger is refused, the current buffer is not frozen and the acquisition continues writing on it. The Event Counter can be programmed in order to be either incremented or not. If this function is enabled, the Event Counter value identifies the number of the triggers sent (but the event number sequence is lost); if the function is not enabled, the Event Counter value coincides with the sequence of buffers saved and readout.

3.3.2.1. Multi-event memory organization

Each channel of the x720 features a SRAM memory to store the acquired events. The memory size in the standard event storage mode is 1 MS (1.25 MS if in Pack2.5 mode) or 8 MS (10 MS if in Pack2.5 mode), according to the board model (Table 1.1). The channel memory can be divided in a programmable number N_b of buffers (from 1 up to 1024) by the Buffer Organization register (address 0x800C) as described in the table below.

Table 3.1: Buffer Organization

REGISTER	BUFFER NUMBER (N_b)	SIZE of one BUFFER (samples)			
		SRAM 1.25 MS/ch (DT5720/A/B/C)		SRAM 10 MS/ch (DT5720D/E)	
		Std.	Pack2.5	Std.	Pack2.5
0x00	1	1M	1.25M	8M	10M
0x01	2	512K	640K	4M	5M
0x02	4	256K	320K	2M	2.5M
0x03	8	128K	160K	1M	1.25M
0x04	16	64K	80K	512K	640K
0x05	32	32K	40K	256K	320K
0x06	64	16K	20K	128K	160K
0x07	128	8K	10K	64K	80K
0x08	256	4K	5K	32K	40K
0x09	512	2K	2.5K	16K	20K
0x0A	1024	1K	1.25K	8K	10K

Having 1 MS memory size as reference, this means that each buffer contains $1M/N_b$ samples (e.g. N_b = 1024 means 1024 samples in each buffer).
In case an event size minor than the buffer size is needed, the user can set the value N_{LOC} of the Custom Size register (address 0x8020); the event is so forced to be made by $4*N_{LOC}$ samples ($5*N_{LOC}$ if in Pack2.5 mode). Setting N_{LOC} = 0, the custom size is disabled. The value of N_{LOC} must be set in order that the relevant number of samples does not exceed the buffer size.

NOTE: even using the Custom Size setting, the number of buffers and the buffer size are not affected by N_{LOC}, but they are still determined by N_b.

3.3.3. Event structure

An event is structured as follows:

- Header (four 32-bit words)
- Data (variable size and format)

The event can be readout via Optical Link and/or USB; data format is 32 bit long word.

3.3.3.1. Header

It is composed by four words, namely:

- Size of the event (number of 32 bit long words).
- Bit24; data format: 0= normal format; 1= *Zero Length Encoding* data compression method enabled; Channel Mask (=1: channels participating to event; ex CH2 and CH3 participating→Ch Mask: 0xC, this information must be used by the software to acknowledge which channel the samples are coming from).
- Event Counter: It is the trigger counter; it can count either accepted triggers only, or all triggers.
- Trigger Time Tag: it is a 31-bit counter (31 bit count + 1 bit as roll over flag), which is reset either as acquisition starts or via front panel Reset signal (see § 3.8), and is incremented every 2 ADC clock cycles. It represents the trigger time reference.
  TTT resolution is 16 ns and ranges up to 17 s (i.e 8 ns*(2^{31}-1)).

3.3.3.2. Samples

Stored samples; data from masked channels are not read.

3.3.3.3. Event format examples

The event format is shown in the following figure (case of 4 channels enabled, with *Zero Length Encoding* disabled and enabled respectively; see § 3.3.3.1 and § 3.4.1.2).
An event is structured as follows:

- identifier (Trigger Time Tag, Event Counter)
- samples caught in the acquisition windows

The event can be stored in the board memories (and can be readout via Optical Link) in two ways: data format is 32 bit long word, and each long_word may contain 2 samples (Standard mode) or “two and a half” (Pack2.5 mode), depending on Channel Configuration register setting.
The event formats are described in Fig. 3.4, Fig. 3.5, Fig. 3.6 and Fig. 3.7:



Fig. 3.4: Event Organization (standard mode), normal format



Fig. 3.5:Event Organization (Pack2.5 mode), normal format



Fig. 3.6: Event Organization (standard mode), Zero Length Encoding



Fig. 3.7: Event Organization (Pack2.5 mode), Zero Length Encoding

3.3.4. Memory FULL management

3.3.5. Acquisition Synchronization

Each channel of the digitizer is provided with a SRAM memory that can be organized in a programmable number N_b of circular buffers (N_b = [1:1024], see § 3.3.2.1). When the trigger occurs, the FPGA writes further a programmable number of samples for the post-trigger and freezes the buffer, so that the stored data can be read via USB or Optical Link. The acquisition can continue without dead-time in a new buffer.
When all buffers are filled, the board is considered FULL: no trigger is accepted and the acquisition stops (i.e. the samples coming from the ADC are not written into the memory, so they are lost). As soon as one buffer is readout and becomes free, the board exits the FULL condition and acquisition restarts.

IMPORTANT NOTICE: When the acquisition restarts, no trigger is accepted until at least the entire buffer is written. This means that the dead time is extended for a certain time (depending on the size of the acquisition window) after the board exits the FULL condition.

A way to eliminate this extra dead time is by setting bit[5] = 1 in the Acquisition Control register. The board is so programmed to enter the FULL condition when N-1 buffers are filled: no trigger is then accepted, but samples writing continues in the last available buffer. As soon as one buffer is readout and becomes free, the boards exits the FULL condition and can immediately accept a new trigger. This way, the FULL reflects the BUSY condition of the board (i.e. inability to accept triggers); if required, the BUSY signal can be provided out on the digitzer front panel through the TRG-OUT LEMO connector (bits[19:18] and bits[17:16]).

NOTE: when bit[5] = 1, the minimum number of circular buffers to be programmed is N = 2.

In some cases, the BUSY propagation from the digitizer to other parts of the system has some latency and it can happen that one or more triggers occur while the digitizer is already FULL and unable to accept those triggers. This condition causes event loss and it is particularly unsuitable when there are multiple digitizers running synchronously, because the triggers accepted by one board and not by other boards cause event misalignment.
In this cases, it is possible to program the BUSY signal to be asserted when the digitizer is close to FULL condition, but it has still some free buffers (Almost FULL condition). In this mode, the digitizer remains able to accept some more triggers even after the BUSY assertion and the system can tolerate a delay in the inhibit of the trigger generation. When the Almost FULL condition is enabled by setting the Almost FULL level (Memory Almost FULL Level register, address 0x816C) to X, the BUSY signal is asserted as soon as X buffers are filled, although the board still goes FULL (and rejects triggers) when the number of filled buffers is N or N-1, depending on bit[5] in the Acquisition Control Register as described above.

3.4. Zero suppression

The board implements two algorithms of "Zero Suppression" and "Data Reduction"[1]:

- Full Suppression based on the signal amplitude (ZS_AMP)
- Zero Length Encoding (ZLE)

The algorithm to be used is selected via Control register, and its configuration takes place via two more registers (CHANNEL n ZS_THRES and CHANNEL n ZS_NSAMP). When using these algorithms, it must be noticed that that one datum (64-bit long word) contains 4 samples (5 samples with Pack2.5 mode): therefore, depending also on trigger polarity (settings of bit[31] of Channel n ZS_THRES register), threshold is crossed if:

- Positive Logic: one datum is considered **OVER** threshold if at least one sample is higher or equal to threshold.
- Negative Logic: one datum is considered **UNDER** threshold if at least one sample is lower than threshold.

3.4.1. Zero Suppression Algorithm

3.4.1.1. Full Suppression based on the amplitude of the signal

Full Suppression based on the signal amplitude allows to discard a full event if the signal does not exceed the programmed threshold for Ns subsequent data at least (Ns is programmable by the Channel n ZS_NSAMP register, adress 0x1n28).
It is also possible to configure the algorithm with "negative" logic: in this case the event is discarded if the signal does not remain under the programmed threshold for Ns subsequent data at least.

[1] Available with Piggy Back Rev. 0.5 and Firmware Rev. 0.5

3.4.1.2. Zero Length Encoding ZLE

Zero Length Encoding allows to transfer the event in compressed mode, discarding either the data under the threshold set by the User (positive logic) or the data over the threshold set by the User (negative logic).

With Zero Length Encoding it is also possible to set N_{LBK} (LOOK BACK), the number of data to be stored before the signal crosses the threshold and/or, N_{LFWD} (LOOK FORWARD), the number of data to be stored after the signal crosses the threshold (set in the Channel n ZE_THRES register, addres 0x1n24).
In this case the event of each channel has a particular format which allows the construction of the acquired time interval:

- **Total size of the event (total number of transferred 32bit data words)**
- **Control word**
- [stored valid data, if control word is “good”]
- **Control word**
- [stored valid data, if control word is “good”]
- ...

The total size is the number of 32 bit data that compose the event (including the size itself).
The control word has the following format:

Bit	Function
[31]	0: skip 1: good
[30]	0: AMC FPGA FW rev 0.5 and earlier 1: AMC FPGA FW rev 0.6 and later
[29:21]	0
[20:0]	stored/skipped words

If the control word type is “good”, then it will be followed by as many 32bit data words as those indicated in the “stored/skipped words” field; if the control word type is “skip” then it will be followed by a “good” control world, unless the end of event is reached.

IMPORTANT NOTE: the maximum allowed number of control words is 62 (14 for AMC FPGA release 0.5 and earlier); therefore the ZLE is active within the event until the 14th transition between a “good” and a “skip” zone (or between a “skip” and a “good” zone). All the subsequent samples are considered “good” and stored.

3.4.2. Zero Suppression Examples

If the input signal is the following (N_1 , N_2 .. N_n, N_{LBK} , N_{LFWD} are 64bit longwords = 4 samples each[2]):



Fig. 3.8: Zero Suppression example

If the algorithm works in positive logic, and
$N_{LBK} < N_1$;
$N_{LFWD} < N_5$;
$N_{LBK} + N_{LFWD} < N_3$;



Fig. 3.9: Example with positive logic and non-overlapping N_{LBK} / N_{LFWD}

[2] 5 samples each with Pack2.5 mode

then the readout event is:
$N'_2 + N'_4 + 5$ (control words) + 1 (size)
Skip $N'_1 = 2(N_1 - N_{LBK})$
Good $N'_2 = 2(N_{LBK} + N_2 + N_{LFWD})$
... N'_2 words with samples over threshold
Skip $N'_3 = 2(N_3 - N_{LFWD} - N_{LBK})$
Good $N'_4 = 2(N_{LBK} + N_4 + N_{LFWD})$
... N'_4 words with samples over threshold
Skip $N'_5 = 2(N_5 - N_{LFWD})$

If the algorithm works in negative logic, and
$N_{LBK} + N_{LFWD} < N_2$;
$N_{LBK} + N_{LFWD} < N_4$;



Fig. 3.10: Example with negative logic and non-overlapping N_{LBK} / N_{LFWD}

then the readout event is:
$N'_1 + N'_3 + N'_5 + 5$ (control words) + 1 (size)
Good $N'_1 = 2(N_1 + N_{LFWD})$
... N'_1 words with samples under threshold
Skip $N'_2 = 2(N_2 - N_{LFWD} - N_{LBK})$
Good $N'_3 = 2(N_{LBK} + N_3 + N_{LFWD})$
... N'_3 words with samples under threshold
Skip $N'_4 = 2(N_4 - N_{LFWD} - N_{LBK})$
Good $N'_5 = 2(N_{LBK} + N_5)$
... N'_5 words with samples under threshold

In some cases the number of data to be discarded can be smaller than N_{LBK} and N_{LFWD} :

1) If the algorithm works in positive logic, and
$N_1 \leq N_{LBK} < N_3$;
$N_{LFWD} = 0$;



Fig. 3.11: Example with positive logic and non overlapping N_{LBK}

then the readout event is:
$N'_1 + N'_2 + N'_4 + 5$ (control words) + 1 (size)
Good $N'_1 + N'_2 = 2(N_1 + N_2)$
... $N'_1 + N'_2$ words with samples over threshold
Skip $N'_3 = 2(N_3 - N_{LBK})$
Good $N'_4 = 2(N_{LBK} + N_4)$
... N'_4 words with samples over threshold
Skip $N'_5 = 2N_5$

2) If the algorithm works in positive logic, and
$N_{LBK} = 0$;
$N_5 \leq N_{LFWD} < N_3$;

then the readout event is:
$N'_2 + N'_4 + N'_5 + 5$ (control words) + 1 (size)
Skip $N'_1 = 2N_1$
Good $N'_2 = 2(N_2 + N_{LFWD})$
... N'_2 words with samples over threshold
Skip $N'_3 = 2(N_3 - N_{LFWD})$
Good $N'_4 + N'_5$ ($N'_5 = 2N_5$...)
... $N'_4 + N'_5$ words with samples over threshold

3) If the algorithm works in positive logic, and
$N_{LBK} = 0$;
$N_3 \leq N_{LFWD} < N_5$;

then the readout event is:
$N'_2 + 3$ (control words) + 1 (size)
Skip $N'_1 = 2N_1$
Good $N'_2 = 2(N_2 + N_3 + N_4 + N_{LFWD})$
... N'_2 words with samples over threshold
Skip $N'_5 = 2(N_5 - N_{LFWD})$

4) If the algorithm works in positive logic, and
$\mathbf{N_3 \leq N_{LBK} < N_1}$;
$\mathbf{N_{LFWD} = 0}$;



Fig. 3.12: Example with positive logic and overlapping N_{LBK}

then the readout event is:
$N'_2 + N'_4$ + 4 (control words) + 1 (size)
Skip $N'_1 = 2(N_1 - N_{LBK})$
Good $N'_2 = 2(N_{LBK} + N_2)$
... N'_2 words with samples over threshold
Good $N'_4 = 2(N_3 + N_4)$
... N'_4 words with samples over threshold
Skip $N'_5 = 2N_5$

NOTE: In this case there are two subsequent “GOOD” intervals.

5) If the algorithm works in positive logic, and
$\mathbf{0 < N_{LBK} < N_1}$;
$\mathbf{N_{LFWD} < N_5}$;
$\mathbf{N_{LBK} + N_{LFWD} \geq N_3}$.
then the readout event is:
$N'_2 + N'_4$ + 4 (control words) + 1 (size)
Skip $N'_1 = 2(N_1 - N_{LBK})$
Good $N'_2 = 2(N_{LBK} + N_2 + N_{LFWD})$
... N'_2 words with samples over threshold
Good $N'_4 = 2(N_3 - N_{LFWD}) + 2N_4 + 2N_{LFWD}$
... N'_4 words with samples over threshold
Skip $N'_5 = 2(N_5 - N_{LFWD})$

NOTE: In this case there are two subsequent “GOOD” intervals.

These examples are reported with positive logic; the compression algorithm is the same also working in negative logic.

3.5. Trigger management

All the channels in a board share the same trigger: this means that all the channels store an event at the same time and in the same way (same number of samples and same position with respect to the trigger); several trigger sources are available.



Fig. 3.13: Block diagram of Trigger management

3.5.1. External trigger

External trigger can be NIM/TTL signal on LEMO front panel connector, 50 Ohm impedance. The external trigger is synchronised with the internal clock (see § 3.2.1); if External trigger is not synchronised with the internal clock, a one clock period jitter occurs.

3.5.2. Software trigger

Software trigger are generated INTERNALLY (write access in the relevant register).

3.5.3. Local channel auto-trigger

Each channel can generate a local trigger as the digitised signal exceeds the Vth threshold (ramping up or down, depending on register settings), and remains under or over threshold for Nth “4/5 samples groups” (depending on selected storage mode, see § 3.3.3) at least (Nth is programmable via register setting). The Vth digital threshold, the edge type, and the minimum number Nth of [4/5 samples] are programmable via register accesses; actually local trigger is delayed of Nth [4/5 samples] with respect to the input signal.

NOTE: the local trigger signal does not start directly the event acquisition on the relevant channel; such signal is propagated to the central logic which produces the global trigger, which is distributed to all channels (see § 3.5.4).



Fig. 3.14: Local trigger generation

3.5.3.1. Trigger coincidence level

In the standard operating, the board's acquisition trigger is a global trigger generated as in § 3.5.4 This global trigger allows the coincidence acquisition mode to be performed through the Majority operation. Enabling the coincidences is possible by writing in the Trigger Source enable Mask register (address 0x810C):

- Bits[3:0] enable the specific channel to participate to the coincidence;
- Bits[23:20] set the coincidence window (T_{TVAW});
- Bits[26:24] set the Majority (i.e. Coincidence) level; the coincidence takes place when:

Number of enabled local auto-triggers > Majority level

Supposing bits[3:0] = FF (i.e. all channels are enabled) and bits[26:24] = 01 (i.e. Majority level = 1), a global trigger is issued whenever at least two of the enabled local channel auto-triggers are in coincidence within the programmed T_{TVAW}.
The Majority level must be smaller than the number of channels enabled via bits[3:0] mask. By default, bits[26:24] = 00 (i.e. Majority level = 0), which means the coincidence acquisition mode is disabled and the T_{TVAW} is meaningless. In this case, the global trigger is simple OR of the enabled local channel auto-triggers.

Fig. 3.15 shows the trigger management in case the coincidences are disabled.



Fig. 3.15: Local trigger relationship with Majority level = 0

Fig. 3.16 and shows the trigger management in case the coincidences are enabled with Majority level = 1 and T_{TVAW} is a value different from 0.



Fig. 3.16: Local trigger relationship with Majority level = 1 and $T_{TVAW} \neq 0$

NOTE: with respect to the position where the global trigger is generated, the portion of input signal stored depends on the programmed length of the acquisition window and on the post trigger setting.

Fig. 3.17 shows the trigger management in case the coincidences are enabled with Majority level = 1 and T_{TVAW} = 0 (i.e. 1 clock cycle)



Fig. 3.17: Local trigger relationship with Majority level = 1 and T_{TVAW} = 0

In this case, the global trigger is issued if at least two of the enabled local channel auto-triggers are in coincidence within 1 clock cycle.

NOTE: a practical example of making coincidences with the digitizer in the standard operating is detailed in the document:

GD2817 - How to make coincidences with CAEN digitizers (web available).

3.5.4. Trigger distribution

The OR of all the enabled trigger sources, after being synchronised with the internal clock, becomes the global trigger of the board and is fed in parallel to all the channels, which store an event.
A Trigger Out is also generated on the relevant front panel GPO connector (NIM or TTL), and allows to extend the trigger signal to other boards.
For example, in order to start the acquisition on all the channels in the crate, as one of the channels ramps over threshold, the Local Trigger must be enabled as Trigger Out, the Trigger Out must then be fed to a Fan Out unit; the obtained signal has to be fed to the External Trigger Input of all the boards in the crate (including the board which generated the Trigger Out signal).

3.6. Data transfer capabilities

The board can be accessed by using software drivers and libraries developed by CAEN. Single 16/32 register read/write cycles, multi read cycles and block transfers are supported by the provided library (please consult the relevant documentation for details)
Sustained readout rate is up to 60 MB/s for optical link, using block transfers, and up to 30 MB/s for a USB 2.0 link, using block transfers as well.

3.7. Events readout

Event readout is done by accessing the Event Readout Buffer, a FIFO (First-In First-Out) memory that can be accessed into the 0x0000-0x0FFC address space.
Data transfer is always aligned to the programmed number N of events; let X the size of the event expected or read from dedicated register:

- If the event size is known, a read cycle equal to N*X will return all data without interruptions.
- If the number of data read from the Event Readout Buffer is higher than N*X, transfer will be terminated anyway by DT5720 at the end of N*X data.
- If the event size X is unknown (for example in case of overlapping triggers), there are two cases:
  - data transfer ≤ N*X : all data will be returned.
  - data transfer > N*X : only N*X data will be returned.

Once an event is read, the corrisponding acquisition buffers are available to store new data.
During readout, the board can continue to store events in memory up to the maximum number of programmed buffers available; the acquisition process is therefore "dead-timeless": event storage is only interrupted if the combination of trigger and readout rate causes a memory full situation: all acquisition buffers are used and they have not been read yet.
In order to exploit the maximum readout rate allowed by the communication path (USB or optical link), it is suggested to perform block transfer read cycles of at least N*X data with N set to its maximum value, whether possible.



Fig. 3.18: Example of block transfer readout

3.8. Optical Link and USB access

The board houses a USB2.0 compliant port, providing a transfer rate up to 30 MB/s, and a daisy chainable Optical Link able to transfer data at 80 MB/s; the latter allows to connect up to eight DT5720 to a single Optical Link Controller: for more information, see www.caen.it (path: Products / Front End / PCI/PCIe / Optical Controller)
The parameters for read/write accesses via optical link are Address Modifier, Base Address, data Width, etc; wrong parameter settings cause Bus Error.
Control Register bit 3 allows to enable the module to broadcast an interrupt request on the Optical Link; the enabled Optical Link Controllers propagate the interrupt on the PCI bus as a request from the Optical Link is sensed.

4. Software tools



Fig. 4.1: Block diagram of the software layers

CAEN provides drivers for both the physical communication channels (USB and the proprietary CONET Optical Link managed by the A2818 PCI card or A3818 PCIe cards; see § 5.4), a set of C and LabView libraries, demo applications and utilities. Windows and Linux are both supported. The available software is the following:

- **CAENComm** library contains the basic functions for access to hardware; the aim of this library is to provide a unique interface to the higher layers regardless the type of physical communication channel. The CAENComm requires the CAENVMELib library to be installed even in the cases where the VME is not used.
- **CAENDigitizer** is a library of functions designed specifically for the digitizer family and it supports also the boards running special DPP (Digital Pulse Processing) firmware. The purpose of this library is to allow the user to open the digitizer, program it and manage the data acquisition in an easy way: with few lines of code the user can make a simple readout program without the necessity to know the details of the registers and the event data format. The CAENDigitizer library implements a common interface to the higher software layers, masking the details of the physical channel and its protocol, thus making the libraries and applications that rely on the CAENDigitizer independent from the physical layer. The library is based on the CAENComm library that manages the communication at low level (read and write access). CAENVMELib and CAENComm libraries must be already installed on the host PC before installing the CAENDigitizer; however, both CAENVMELib and CAENComm libraries are completely transparent to the user.

- **WaveDump** is a Console application that allows to program the digitizer (according to a text configuration file that contains a list of parameters and instructions), to start the acquisition, read the data, display the readout and trigger rate, apply some post processing (such as FFT and amplitude histogram), save data to a file and also plot the waveforms using the external plotting tool "gnuplot", available on internet for free. This program is quite basic and has no graphics but it is an excellent example of C code that demonstrates the use of libraries and methods for an efficient readout and data analysis. **NOTE:** WaveDump does not work with digitizers running DPP firmware. The users who intend to write the software on their own are suggested to start with this demo and modify it according to their needs. For more details please see the WaveDump User Manual and Quick Start Guide (Doc nr.: UM2091, GD2084).



Fig. 4.2: WaveDump output waveforms

- **CAENScope** is a fully graphical program that implements a simple oscilloscope: it allows to see the waveforms, set the trigger thresholds, change the scales of time and amplitude, perform simple mathematical operations between the channels, save data to file and other operations. CAENscope is provided as an executable file; the source codes are not distributed. **NOTE:** CAENScope does not work with digitizers running DPP firmware and it is not compliant with x742 digitizer family. For more details please see the CAENScope Quick Start Guide GD2484.



Fig. 4.3: CAENScope oscilloscope tab

- **CAENUpgrader** is a software composed of command line tools together with a Java Graphical User Interface (for Windows and Linux OS). CAENUpgrader allows in few easy steps to upload different firmware versions on CAEN boards, to upgrade the VME digitizers PLL, to get board information and to manage the firmware license. CAENUpgrader requires the installation of 2 CAEN libraries (CAENComm, CAENVMELib) and Java SE6 (or later). CAENComm allows CAENUpgrader to access target boards via USB or via CAEN proprietary CONET optical link.



Fig. 4.4: CAENUpgrader Graphical User Interface

- **DPP Control Software** is an application that manages the acquisition in the digitizers which have DPP firmware installed on it. The program is made of different parts: there is a GUI whose purpose is to set all the parameters for the DPP and for the acquisition; the GUI generates a textual configuration file that contains all the parameters. This file is read by the Acquisition Engine (**DPPrunner)**, which is a C console application that programs the digitizer according to the parameters, starts the acquisition and manage the data readout. The data, that can be waveforms, time stamps, energies or other quantities of interest, can be saved to output files or plotted using gnuplot as an external plotting tool, exactly like in WaveDump. **NOTE**: so far DPP Control Software is developed for Mod. 724, 720 and 751 digitizer series.



Fig. 4.5: DPP Control Software Graphical User Interface and Energy plot

5. Installation

5.1. Power ON sequence

To power ON the board follow this procedure:

1. connect the 12V dc power supply to the DT5720
2. power up the DT5720

5.2. Power ON status

At power ON the module is in the following status:

- the Output Buffer is cleared;
- registers are set to their default configuration

5.3. Firmware upgrade

The DT5720 firmware is stored onto on-board FLASH memory. Two copies of the firmware are stored in two different pages of the FLASH, called Standard (STD) and Backup (BKP); at power on, a microcontroller reads the Flash memory and programs the module with the firmware version that is the STD one by default.
CAEN provides the DeskBoot software utility in case the firmware version from the BKP page of the Flash Memory needs to be loaded. For instructions to use the program, please refer to the document:

GD2812 - DeskBoot QuickStart Guide (web available)

It is possible to upgarde the board firmware via USB or Optical Link by writing the FLASH with the CAENUpgrader software (see § 4). For instructions to use the program, please refer to the document:

GD2512 - CAENUpgrader QuickStart Guide (web available)

It is strongly suggested to upgrade ONLY one of the stored firmware revisions (generally the STD one): if both revision are simultaneously updated and a failure occurs, it will not be possible to upload the firmware via USB or Optical Link again!

5.3.1. DT5720 Upgrade files description

The board hosts one FPGA on the mainboard and one FPGA on each mezzanine (i.e. one FPGA per couple of adiacent channels). The channel FPGAs firmware is identical. A unique file is provided that will updated all the FPGA at the same time.

ROC FPGA MAINBOARD FPGA (Readout Controller + VME interface):

FPGA Altera Cyclone EP1C20.

AMC FPGA CHANNEL FPGA (ADC readout/Memory Controller):

FPGA Altera Cyclone EP1C4 or EP1C20 (see § 2.6).

The programming file has the extension .CFA (CAEN Firmware Archive) and is a sort of archive format file aggregating all the standard firmware files compatible with the same family of digitizers.

CFA and its name follows this general scheme:

x720_revX.Y_W.Z.CFA

where:

- x720 are all the boards the file is compliant to: DT5720, N6720, V1720, VX1720
- X.Y is the major/minor revision number of the mainboard FPGA
- W.Z is the major/minor revision number of the channel FPGA

WARNING: in case of programming failures that compromise the communication with the board, a first recovering attempt can be performed by the help of DeskBoot utility (refer to the program documention as in § 5.3).
If the problem still remains, please contact CAEN technical support (see § 6) for further instructions.

5.4. Drivers

DT5720 needs CAEN USB driver to be installed in order to use the USB communication channel:

- **Download** the driver package compliant to your Operating System (Windows or Linux) on CAEN web site in the 'Software/Firmware' area at the digitizer page.
- **Uncompress** the package to your host.
- **For Windows users:**
  - **Installer option:** with the hardware not connected, run the single installer file and complete the installation Wizard. Then, connect the hardware and the driver will be automatically find by the OS.
  - **Drivers option:** connect the hardware; then, perform the driver installation by pointing Windows to the folder where driver files have been extracted.
- **For Linux users:** follow the installation instructions inside the README file in the package.

NOTE: for a detailed procedure in Windows OSs, please refer to the document:

GD2783 - First Installation Guide to Desktop Digitizers & MCA (web available).

Concerning the OPTICAL LINK communication channel, please refer to A2818 PCI card or A3818 PCIe cards User Manual for driver installation.

6. Technical support

CAEN makes available the technical support of its specialists at the e-mail addresses below:

support.nuclear@caen.it
(for questions about the hardware)

support.computing@caen.it
(for questions about software and libraries)