

December 2013

# 74LCX541 Low Voltage Octal Buffer/Line Driver with 5V Tolerant Inputs and Outputs

#### **Features**

- 5V tolerant input and outputs
- 2.3V–3.6V V<sub>CC</sub> specifications provided
- 6.5ns  $t_{PD}$  max  $(V_{CC} = 3.3V)$ ,  $10\mu A I_{CC}$  max
- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal<sup>(1)</sup>
- $\blacksquare$  ±24 mA output drive ( $V_{CC} = 3.0V$ )
- Implements proprietary noise/ EMI reduction circuitry
- Latch-up performance exceeds JEDEC 78 conditions
- ESD performance
  - Human body model > 2000V
  - Machine model > 200V
- Leadless DQFN package

#### Note:

 To ensure the high impedance state during power up or down, OE should be tied to V<sub>CC</sub> through a pull-up resistor: the minimum value of the resistor is determined by the current-sourcing capability of the driver.

# **General Description**

The LCX541 is an octal buffer/line driver designed to be employed as memory and address drivers, clock drivers and bus oriented transmitter/receivers. The LCX541 is a non inverting option of the LCX540.

This device is similar in function to the LCX244 while providing flow-through architecture (inputs on opposite side from outputs). This pinout arrangement makes this device especially useful as an output port for microprocessors, allowing ease of layout and greater PC board density.

The LCX541 is designed for low voltage applications with capability of interfacing to a 5V signal environment. The LCX541 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

# **Ordering Information**

| Order Number               | Package<br>Number | Package Description   |
|----------------------------|-------------------|---|
| 74LCX541WM                 | M20B              | 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide                  |
| 74LCX541SJ                 | M20D              | 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide                               |
| 74LCX541BQX <sup>(2)</sup> | MLP20B            | 20-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 4.5mm |
| 74LCX541MSA                | MSA20             | 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide                       |
| 74LCX541MTC                | MTC20             | 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide                 |

#### Note:


2. DQFN package available in Tape and Reel only.

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.


All packages are lead free per JEDEC: J-STD-020B standard.

# **Connection Diagrams**


Pin Assignments for SOIC, SOP, SSOP, TSSOP



#### Pad Assignment for DQFN



# **Logic Symbol**



## **Truth Table**

|                 | Inputs          |   |                |  |
|-----------------|-----------------|---|----------------|--|
| OE <sub>1</sub> | OE <sub>2</sub> | I | O <sub>n</sub> |  |
| L               | L               | Н | Н              |  |
| Н               | Х               | Х | Z              |  |
| Х               | Н               | Х | Z              |  |
| L               | L               | L | L              |  |

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

# **Pin Descriptions**

| Pin Names                             | Description                  |
|---------------------------------------|------------------------------|
| $\overline{OE}_1$ , $\overline{OE}_2$ | 3-STATE Output Enable Inputs |
| I <sub>0</sub> -I <sub>7</sub>        | Inputs                       |
| O <sub>0</sub> -O <sub>7</sub>        | Outputs                      |
| DAP                                   | No Connect                   |

Note: DAP (Die Attach Pad)

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol           | Parameter                        | Conditions                                 | Value                         | Units |
|------------------|----------------------------------|--|-------------------------------|-------|
| V <sub>CC</sub>  | Supply Voltage                   |  | -0.5 to +7.0                  | V     |
| V <sub>I</sub>   | DC Input Voltage                 |  | -0.5 to +7.0                  | V     |
| Vo               | DC Output Voltage                | Output in 3-STATE                          | -0.5 to +7.0                  | V     |
|                  |                                  | Output in HIGH or LOW State <sup>(3)</sup> | -0.5 to V <sub>CC</sub> + 0.5 |       |
| I <sub>IK</sub>  | DC Input Diode Current           | V <sub>I</sub> < GND                       | -50                           | mA    |
| I <sub>OK</sub>  | DC Output Diode Current          | V <sub>O</sub> < GND                       | -50                           | mA    |
|                  |                                  | $V_O > V_{CC}$                             | +50                           |       |
| Io               | DC Output Source/Sink Current    |  | ±50                           | mA    |
| I <sub>CC</sub>  | DC Supply Current per Supply Pin |  | ±100                          | mA    |
| I <sub>GND</sub> | DC Ground Current per Ground Pin |  | ±100                          | mA    |
| T <sub>STG</sub> | Storage Temperature              |  | -65 to +150                   | °C    |

# Recommended Operating Conditions<sup>(4)</sup>

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol                           | Parameter                      | Conditions                            | Min. | Max.            | Units |
|----------------------------------|--------------------------------|---------------------------------------|------|-----------------|-------|
| V <sub>CC</sub>                  | Supply Voltage                 | Operating                             | 2.0  | 3.6             | V     |
|                                  |                                | Data Retention                        | 1.5  | 3.6             |       |
| V <sub>I</sub>                   | Input Voltage                  |                                       | 0    | 5.5             | V     |
| Vo                               | Output Voltage                 | HIGH or LOW State                     | 0    | V <sub>CC</sub> | V     |
|                                  |                                | 3-STATE                               | 0    | 5.5             |       |
| I <sub>OH</sub> /I <sub>OL</sub> | Output Current                 | $V_{CC} = 3.0V - 3.6V$                |      | ±24             | mA    |
|                                  |                                | $V_{CC} = 2.7V - 3.0V$                |      | ±12             |       |
|                                  |                                | $V_{CC} = 2.3V - 2.7V$                | /    | ±8              |       |
| T <sub>A</sub>                   | Free-Air Operating Temperature |                                       | -40  | 85              | °C    |
| Δt/ΔV                            | Input Edge Rate                | $V_{IN} = 0.8V - 2.0V, V_{CC} = 3.0V$ | 0    | 10              | ns/V  |

#### Notes:

- 3. I<sub>O</sub> Absolute Maximum Rating must be observed.
- 4. Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

|                  |                                       |                     |                                    | $T_A = -40^{\circ}C$  | to +85°C |       |
|------------------|---------------------------------------|---------------------|------------------------------------|-----------------------|----------|-------|
| Symbol           | Parameter                             | V <sub>CC</sub> (V) | Conditions                         | Min.                  | Max.     | Units |
| V <sub>IH</sub>  | HIGH Level Input Voltage              | 2.3–2.7             |                                    | 1.7                   |          | V     |
|                  |                                       | 2.7–3.6             |                                    | 2.0                   |          |       |
| V <sub>IL</sub>  | LOW Level Input Voltage               | 2.3–2.7             |                                    |                       | 0.7      | V     |
|                  |                                       | 2.7–3.6             |                                    |                       | 0.8      |       |
| V <sub>OH</sub>  | HIGH Level Output Voltage             | 2.3–3.6             | $I_{OH} = -100 \mu A$              | V <sub>CC</sub> - 0.2 |          | V     |
|                  |                                       | 2.3                 | $I_{OH} = -8mA$                    | 1.8                   |          |       |
|                  |                                       | 2.7                 | $I_{OH} = -12mA$                   | 2.2                   |          |       |
|                  |                                       | 3.0                 | $I_{OH} = -18mA$                   | 2.4                   |          |       |
|                  |                                       |                     | I <sub>OH</sub> = -24mA            | 2.2                   |          |       |
| V <sub>OL</sub>  | LOW Level Output Voltage              | 2.3–3.6             | I <sub>OL</sub> = 100μA            |                       | 0.2      | V     |
|                  |                                       | 2.3                 | I <sub>OL</sub> = 8mA              |                       | 0.6      |       |
|                  |                                       | 2.7                 | I <sub>OL</sub> = 12mA             |                       | 0.4      |       |
|                  |                                       | 3.0                 | I <sub>OL</sub> = 16mA             |                       | 0.4      |       |
|                  |                                       |                     | I <sub>OL</sub> = 24mA             |                       | 0.55     |       |
| I                | Input Leakage Current                 | 2.3–3.6             | $0 \le V_1 \le 5.5V$               |                       | ±5.0     | μΑ    |
| I <sub>OFF</sub> | Power-Off Leakage Current             | 0                   | $V_I$ or $V_O = 5.5V$              |                       | 10       | μΑ    |
| I <sub>CC</sub>  | Quiescent Supply Current              | 2.3–3.6             | $V_I = V_{CC}$ or GND              |                       | 10       | μΑ    |
|                  |                                       |                     | $3.6V \le V_I, V_O \le 5.5V^{(5)}$ |                       | ±10      |       |
| $\Delta I_{CC}$  | Increase in I <sub>CC</sub> per Input | 2.3–3.6             | $V_{IH} = V_{CC} = 0.6V$           |                       | 500      | μΑ    |

# **AC Electrical Characteristics**

|                                       |                                      | $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, R_L = 500\Omega$ |                    |                                    |               |      |                    |       |
|---------------------------------------|--------------------------------------|--|--------------------|------------------------------------|---------------|------|--------------------|-------|
|                                       |                                      | V <sub>CC</sub> = 3.3<br>C <sub>L</sub> =                            | 3V ± 0.3V,<br>50pF | V <sub>CC</sub> = C <sub>L</sub> = | 2.7V,<br>50pF |      | 5V ± 0.2V,<br>30pF |       |
| Symbol                                | Parameter                            | Min.   | Max.               | Min.                               | Max.          | Min. | Max.               | Units |
| t <sub>PHL</sub> , t <sub>PLH</sub>   | Propagation Delay                    | 1.5  | 6.5                | 1.5                                | 7.5           | 1.5  | 7.8                | ns    |
| t <sub>PZL</sub> , t <sub>PZH</sub>   | Output Enable Time                   | 1.5  | 8.5                | 1.5                                | 9.5           | 1.5  | 10.5               | ns    |
| t <sub>PLZ</sub> , t <sub>PHZ</sub>   | Output Disable Time                  | 1.5  | 7.5                | 1.5                                | 8.5           | 1.5  | 9.0                | ns    |
| t <sub>OSHL</sub> , t <sub>OSLH</sub> | Output to Output Skew <sup>(6)</sup> |  | 1.0                |                                    |               |      |                    | ns    |

#### **Notes**

- 5. Outputs disabled or 3-STATE only.
- 6. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).

# **Dynamic Switching Characteristics**

|                  |   |                     |   | $T_A = 25^{\circ}C$ |       |
|------------------|---|---------------------|---|---------------------|-------|
| Symbol           | Parameter                                   | V <sub>CC</sub> (V) | Conditions  | Typical             | Units |
| V <sub>OLP</sub> | Quiet Output Dynamic Peak V <sub>OL</sub>   | 3.3                 | $C_L = 50 \text{ pF, } V_{IH} = 3.3 \text{V, } V_{IL} = 0 \text{V}$ | 0.8                 | V     |
|                  |   | 2.5                 | $C_L = 30 \text{ pF, } V_{IH} = 2.5 \text{V, } V_{IL} = 0 \text{V}$ | 0.6                 |       |
| V <sub>OLV</sub> | Quiet Output Dynamic Valley V <sub>OL</sub> | 3.3                 | $C_L = 50 \text{ pF, } V_{IH} = 3.3 \text{V, } V_{IL} = 0 \text{V}$ | -0.8                | V     |
|                  |   | 2.5                 | $C_L = 30 \text{ pF, } V_{IH} = 2.5 \text{V, } V_{IL} = 0 \text{V}$ | -0.6                |       |

# Capacitance

| Symbol           | Parameter                     | Conditions   | Typical | Units |
|------------------|-------------------------------|--|---------|-------|
| C <sub>IN</sub>  | Input Capacitance             | V <sub>CC</sub> = Open, V <sub>I</sub> = 0V or V <sub>CC</sub> | 7       | pF    |
| C <sub>OUT</sub> | Output Capacitance            | $V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$                       | 8       | pF    |
| C <sub>PD</sub>  | Power Dissipation Capacitance | $V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$ , $f = 10$ MHz        | 25      | pF    |

# AC Loading and Waveforms (Generic for LCX Family)






Figure 1. AC Test Circuit (C<sub>L</sub> includes probe and jig capacitance)


| Test                                | Switch                                 |
|-------------------------------------|--|
| t <sub>PLH</sub> , t <sub>PHL</sub> | Open                                   |
| t <sub>PZL</sub> , t <sub>PLZ</sub> | $6V \text{ at } V_{CC} = 3.3 \pm 0.3V$ |
|                                     | $V_{CC}$ x 2 at $V_{CC}$ = 2.5 ± 0.2V  |
| t <sub>PZH</sub> , t <sub>PHZ</sub> | GND                                    |




# Waveform for Inverting and Non-Inverting Functions




Propagation Delay, Pulse Width and t<sub>rec</sub> Waveforms




3-STATE Output Low Enable and Disable Times for Logic



# 3-STATE Output High Enable and Disable Times for Logic




# Setup Time, Hold Time and Recovery Time for Logic



t<sub>rise</sub> and t<sub>fall</sub>

Figure 2. Waveforms (Input Characteristics; f = 1MHz,  $t_r = t_f = 3ns$ )

|                 | V <sub>CC</sub>        |                        |                         |  |
|-----------------|------------------------|------------------------|-------------------------|--|
| Symbol          | $3.3V \pm 0.3V$        | 2.7V                   | 2.5V ± 0.2V             |  |
| V <sub>mi</sub> | 1.5V                   | 1.5V                   | V <sub>CC</sub> /2      |  |
| V <sub>mo</sub> | 1.5V                   | 1.5V                   | V <sub>CC</sub> /2      |  |
| V <sub>x</sub>  | V <sub>OL</sub> + 0.3V | V <sub>OL</sub> + 0.3V | V <sub>OL</sub> + 0.15V |  |
| V <sub>y</sub>  | V <sub>OH</sub> – 0.3V | V <sub>OH</sub> – 0.3V | V <sub>OH</sub> – 0.15V |  |




# **Tape and Reel Specification**

#### **Tape Format for DQFN**

| Package<br>Designator | Tape<br>Section    | Number<br>Cavities | Cavity<br>Status | Cover Tape<br>Status |
|-----------------------|--------------------|--------------------|------------------|----------------------|
| BQX                   | Leader (Start End) | 125 (typ)          | Empty            | Sealed               |
|                       | Carrier            | 3000               | Filled           | Sealed               |
|                       | Trailer (Hub End)  | 75 (typ)           | Empty            | Sealed               |

#### Tape Dimensions inches (millimeters)




DIMENSIONS ARE IN MILLIMETERS

## NOTES: unless otherwise specified

- 1. Cummulative pitch for feeding holes and cavities (chip pockets) not to exceed 0.008[0.20] over 10 pitch span.
- 2. Smallest allowable bending radius.
- 3. Thru hole inside cavity is centered within cavity.
- 4. Tolerance is  $\pm 0.002[0.05]$  for these dimensions on all 12mm tapes.
- 5. Ao and Bo measured on a plane 0.120[0.30] above the bottom of the pocket.
- 6. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
- 7. Pocket position relative to sprocket hole measured as true position of pocket. Not pocket hole.
- 8. Controlling dimension is millimeter. Diemension in inches rounded.

#### Reel Dimensions inches (millimeters)





| Tape Size | Α            | В            | С             | D             | N             | W1           | W2           |
|-----------|--------------|--------------|---------------|---------------|---------------|--------------|--------------|
| 12mm      | 13.0 (330.0) | 0.059 (1.50) | 0.512 (13.00) | 0.795 (20.20) | 2.165 (55.00) | 0.488 (12.4) | 0.724 (18.4) |

# **Physical Dimensions** 13.00 12.60 11.43 В 9.50 10.65 7.60 10.00 7.40 PIN ONE 0.35 INDICATOR **⊕** 0.25 **M** C B A LAND PATTERN RECOMMENDATION 2.65 MAX SEE DETAIL A 0.33 0.20 △ 0.10 C 0.30 0.10 0.75 SEATING PLANE NOTES: UNLESS OTHERWISE SPECIFIED (R0.10) A) THIS PACKAGE CONFORMS TO JEDEC GAGE PLANE MS-013, VARIATION AC, ISSUE E (R0.10) B) ALL DIMENSIONS ARE IN MILLIMETERS. 0.25 C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS. D) CONFORMS TO ASME Y14.5M-1994 0.40 SEATING PLANE E) LANDPATTERN STANDARD: SOIC127P1030X265-20L (1.40)DETAIL A F) DRAWING FILENAME: MKT-M20BREV3


Figure 3. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide


Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.





LAND PATTERN RECOMMENDATION






DIMENSIONS ARE IN MILLIMETERS

## NOTES:

- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.


  B. DIMENSIONS ARE IN MILLIMETERS.
  C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.





M20DREVC

Figure 4. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.








#### NOTES:


- A. CONFORMS TO JEDEC REGISTRATION MO-241, VARIATION AC
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

MLP20BrevA

#### Figure 5. 20-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 4.5mm


Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.






LAND PATTERN RECOMMENDATIONS

\_\_\_\_ SEE DETAIL A






#### DIMENSIONS ARE IN MILLIMETERS

#### NOTES:


- A. CONFORMS TO JEDEC REGISTRATION MO-150, VARIATION AE, DATE 1/94.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ASME Y14.5M 1994.





#### MSA20REVB

#### Figure 6. 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.








DIMENSIONS ARE IN MILLIMETERS

#### NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.



SEE DETAIL A

DETAIL A

#### MTC20REVD1

#### Figure 7. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.



Current Transfer Logic™



#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ F-PFS™ AX-CAP®, **FRFET®** Global Power Resource<sup>SM</sup> BitSiC™ Build it Now™ GreenBridge™ CorePLUS™ Green FPS™ CorePOWER™ Green FPS™ e-Series™ Gmax™  $CROSSVOLT^{\text{\tiny TM}}$ GTO™  $\mathsf{CTL}^{\mathsf{TM}}$ 

**DEUXPEED**® ISOPLANAR™ Making Small Speakers Sound Louder Dual Cool™

IntelliMAX™

EcoSPARK® and Better™ MegaBuck™ EfficientMax™ MICROCOUPLER™ **ESBC™** ® MicroFET™

MicroPak™ Fairchild® MicroPak2™ Fairchild Semiconductor® MillerDrive™ FACT Quiet Series™ MotionMax™ FACT<sup>6</sup> mWSaver<sup>6</sup> FAST® OptoHiT™ FastvCore™

OPTOLOGIC® FETBench™ OPTOPLANAR®

PowerTrench® PowerXS<sup>T</sup>

Programmable Active Droop™

**QFET** QS<sup>TM</sup> Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM® STEALTH™ SuperFET<sup>®</sup> SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™

Sync-Lock™ SYSTEM GENERAL® TinyBoost<sup>®</sup> TinyBuck<sup>®</sup> TinyCalc™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSiC™ TriFault Detect™ TRUECURRENT®\* μSerDes™

UHC Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™

#### DISCLAIMER

**FPS™** 

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **ANTI-COUNTERFEITING POLICY**

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com,

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to process and substituted in the proliferation of counterfeit parts. Fairchild strongly encourages customers by purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

| Definition of Terms             |   |   |  |  |  |  |  |
|---------------------------------|---|---|--|--|--|--|--|
| <b>Datasheet Identification</b> | Product Status  | Definition  |  |  |  |  |  |
| Advance Information             | Formative / In Design   | Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.                         |  |  |  |  |  |
| Preliminary                     | Preliminary First Production Datasheet contains preliminary data; supplementary data will be published at Semiconductor reserves the right to make changes at any time without notice |   |  |  |  |  |  |
| No Identification Needed        | Full Production   | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design. |  |  |  |  |  |
| Obsolete                        | Not In Production   | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.      |  |  |  |  |  |

Rev. 166

<sup>\*</sup> Trademarks of System General Corporation, used under license by Fairchild Semiconductor.