Popular repositories Loading
-
General-purpose-Bandgap-Reference-avsdbgp_3v3
General-purpose-Bandgap-Reference-avsdbgp_3v3 Public -
Basic_Digital_Circuits_using_Verilog_HDL
Basic_Digital_Circuits_using_Verilog_HDL PublicThis repository contains RTL code of Basic digital circuits in Verilog HDL
Verilog 1
-
Advanced-Physical-Design-using-OpenLANE-Sky130
Advanced-Physical-Design-using-OpenLANE-Sky130 Public -
caravel
caravel PublicForked from efabless/caravel_mpw-one
Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
Verilog
-
-
Machine_Learning_with_Pandas
Machine_Learning_with_Pandas PublicThis repository contains Machine Learning concepts used for prediction of a binary outcome
Jupyter Notebook
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.