You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
{{ message }}
This repository has been archived by the owner on May 18, 2022. It is now read-only.
If I have a x86-64 instruction and access to the actual cpu state[think debugger], can I use simuvex/angr to identify if the instruction changes the instruction pointer [i.e jump, ret, call etc], and what the next instruction will be?
Currently it seems like my main issue is to set all the necessary flags, for example the zero flag.
The text was updated successfully, but these errors were encountered:
We're all very busy with the Cyber Grand Challenge right now, but if you
need to synchronize the simuvex state with a machine state with respect to
the processor flags, you can copy the value of EFLAGS to state.regs.cc_dep1
and copy simuvex.vex.ccall.data[self.state.arch.name]['OpTypes']['G_CC_OP_COPY']
to state.regs.cc_op.
If I have a x86-64 instruction and access to the actual cpu state[think
debugger], can I use simuvex/angr to identify if the instruction changes
the instruction pointer [i.e jump, ret, call etc], and what the next
instruction will be?
Currently it seems like my main issue is to set all the necessary flags,
for example the zero flag.
If I have a x86-64 instruction and access to the actual cpu state[think debugger], can I use simuvex/angr to identify if the instruction changes the instruction pointer [i.e jump, ret, call etc], and what the next instruction will be?
Currently it seems like my main issue is to set all the necessary flags, for example the zero flag.
The text was updated successfully, but these errors were encountered: