

TPS792xx Ultra-low Noise, High-PSRR, Fast RF 100mA **Low-Dropout Linear Regulators**

1 Features

- For a more updated portfolio device, see the TPS7A20
- 100mA low-dropout regulator with enable
- Available in fixed-voltage versions and adjustable
- Low noise:
 - 50μV_{RMS} (legacy chip)
 - 69µV_{RMS} (new chip)
- Fast start-up time:
 - 50µs (legacy chip)
 - 500µs (new chip)
- Very-low dropout voltage: 55mV (typ)

2 Applications

- TV applications
- **Building automation**
- Smartphones and tablets
- Connected peripherals and printers
- Home theater and entertainment applications


3 Description

The TPS792 is a low-dropout (LDO) voltage regulators that features high power-supply rejection ratio (PSRR), and offers excellent line and load transient responses. This device is stable with a small 2.2µF ceramic capacitor on the output. The TPS792 offers low dropout voltages for example, 55mV (typical) at 100mA. The low output noise and great PSRR makes this device suitable to power sensitive analog loads. The TPS792 offers a flexible option for post regulation with its adjustable capability.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
TPS792	DBV (SOT-23, 6)	2.9mm × 2.8mm
1173792	DBV (SOT-23, 5)	2.9mm × 2.8mm

- For more information, see the Section 10.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Typical Application Circuit




OUT

Table of Contents

1 Features	1	7.1 Application Information	21
2 Applications		7.2 Exiting Dropout	
3 Description		7.3 Typical Application	
4 Pin Configuration and Functions	2	7.4 Power Supply Recommendations	
5 Specifications	3	7.5 Layout	26
5.1 Absolute Maximum Ratings		8 Device and Documentation Support	28
5.2 ESD Ratings		8.1 Device Support	
5.3 Recommended Operating Conditions	4	8.2 Documentation Support	
5.4 Thermal Information	4	8.3 Receiving Notification of Documentation Upda	ates28
5.5 Electrical Characteristics	4	8.4 Support Resources	28
5.6 Typical Characteristics	<mark>7</mark>	8.5 Trademarks	28
6 Detailed Description		8.6 Electrostatic Discharge Caution	29
6.1 Overview	15	8.7 Glossary	
6.2 Functional Block Diagram	1 <u>5</u>	9 Revision History	29
6.3 Feature Description	16	10 Mechanical, Packaging, and Orderable	
6.4 Device Functional Modes	20	Information	29
7 Application and Implementation	21		

4 Pin Configuration and Functions



GND 2 5 FB

EN 3 4 NC/NR

Figure 4-2 DRV Package 6-Pin SOT-23 Add

IN

Figure 4-1. DBV Package, 5-Pin SOT-23 Fixed Voltage Version (Top View)

Figure 4-2. DBV Package, 6-Pin SOT-23 Adjustable Voltage Version (Top View)

6

Table 4-1. Pin Functions

	PIN I/O			DESCRIPTION
NAME	DBV	YZQ		DESCRIPTION
EN	3	А3	I	Enable pin. Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. EN can be connected to IN if not used.
FB	5	_	I	Feedback pin. This terminal is the feedback input pin for the adjustable device. Fixed voltage versions in the DBV package do not have this pin.
GND	2	A1	_	Regulator ground.
IN	1	C3	I	Input to the device.
NR/NC	4	B2	_	Noise Reduction pin (legacy chip only). Connecting an external capacitor to this pin filters noise generated by the internal bandgap. This configuration improves power-supply rejection and reduces output noise for the legacy chip and YZQ package only. No Connect pin (new chip only). This pin is not internally connected. Connect to GND for improved thermal performance or leave floating. For lower noise performance on a fixed device, consider looking at TPS7A20.
OUT	6	C1	0	Output of the regulator.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	V _{IN} , V _{EN} , V _{OUT} (Legacy Chip)	-0.3	6	V
	V _{IN} , V _{EN} (New Chip)	-0.3	6.5	
	V _{OUT} (New Chip)	-0.3	V _{IN} + 0.3 ⁽²⁾	V
Current	Output, I _{OUT}	Internal	Internally limited	
Temperature	Operating junction, T _J	-40	150	°C
	Storage, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The absolute maximum rating is V_{IN} + 0.3 V or 6.5 V, whichever is smaller.

5.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾			
V(ESD)	V _(ESD) Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, V all pins ⁽²⁾	fication ±500	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Copyright © 2024 Texas Instruments Incorporated

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage	2.7		5.5	V
V _{EN}	Enable voltage	0		5.5	V
V _{OUT}	Output voltage	V_{FB}		5	V
I _{OUT}	Output current	0		100	mA
TJ	Operating junction temperature	-40		125	°C
_	Input capacitor (Legacy Chip)	0.1	1		μF
C _{IN}	Input capacitor (New Chip)	1			μг
C _{OUT}	Output capacitor	2.2(1)(2)	10		μF
C _{NR}	Noise reduction capacitor ⁽³⁾	0	10		nF
_	Feed-forward capacitor (Legacy Chip)		15		pF
C _{FF}	Feed-forward capacitor (New Chip) ⁽⁴⁾	0	10	100	nF
R ₂	Lower feedback resistor (Legacy Chip)		30.1		kΩ
F _{EN}	Enable toggle frequency (New Chip)			10	kHz

- (1) If C_{FF} is not used or $V_{OUT}(nom) < 1.8V$, the minimum recommended $C_{OUT} = 4.7 \mu F$.
- (2) The minimum effective capacitance is 0.47 µF for the new chip only.
- (3) Legacy Chip only. The New Chip does not have a Noise Reduction pin. For more information please refer to Pin Functions table.
- (4) Feed-forward capacitor is optional and not required for stability.

5.4 Thermal Information

		TPS792					
	THERMAL METRIC(1)	DBV (SOT23-5)	DBV (SOT23-5) DBV (SOT23-5) ⁽²⁾				
		6 PINS	6 PINS	5 PINS	5 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	225.1	171.7	225.1	171.7	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	78.4	110.8	78.4	110.8	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	54.7	85.4	54.7	85.4	°C/W	
ΨЈТ	Junction-to-top characterization parameter	3.3	54.4	3.3	54.4	°C/W	
ΨЈВ	Junction-to-board characterization parameter	53.8	85.2	53.8	85.2	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	°C/W	

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Packaging application note.
- (2) New Chip.

5.5 Electrical Characteristics

over recommended operating temperature range, $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ $V_{EN} = V_{IN}$, $V_{IN} = V_{O(typ)} + 1V$, $I_{OUT} = 1$ mA, $C_{OUT} = 10$ μF , $C_{NR} = 0.01$ μF (Legacy Chip) (unless otherwise noted). All typical values at $T_J = 25^{\circ}\text{C}$.

PARAMETER		TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
		TPS79201 ⁽¹⁾	0μA < I _{OUT} < 100mA 1.22V < V _{OUT} < 5.2V	0.98 V _{OUT}	V _{OUT}	1.02 V _{OUT}	V
V	Output	TPS79225 (Legacy chip only)	0μA < I _{OUT} < 100mA 1.22V < V _{OUT} < 5.2V	2.45	2.5	2.55	V
VOLT.	accuracy	TPS79228 (Legacy chip only)	0μA < I _{OUT} < 100mA 1.22V < V _{OUT} < 5.2V	2.744	2.8	2.856	V
		TPS79230	0μA < I _{OUT} < 100mA, 4V < V _{IN} < 5.5V	2.94	3	3.06	V
	Quiescent	0μA ≤ I _O ≤ 100n	0μA ≤ I _O ≤ 100mA (Legacy Chip)		170	250	_
OILD	current (GND current)	$0\mu A \le I_O \le 100 \text{mA}(\text{New Chip})$			250	1000	μΑ



5.5 Electrical Characteristics (continued)

over recommended operating temperature range, $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ $V_{EN} = V_{IN}$, $V_{IN} = V_{O(typ)} + 1V$, $I_{OUT} = 1$ mA, $C_{OUT} = 10$ µF, $C_{NR} = 0.01$ µF (Legacy Chip) (unless otherwise noted). All typical values at $T_J = 25^{\circ}\text{C}$.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
ΔV _{OUT} /ΔI _{OUT}	Load regulation ⁽²⁾	0μA ≤ I _{OUT} ≤ 100mA			5		mV	
ΔV _{OUT} /ΔVIN	Line regulation	V _{OUT} + 1V ≤ V _{IN}	≤ 5.5V		0.05	0.12	%/V	
		BW = 100Hz to 100kHz, I _{OUT} = 100mA	C _{NR} = 0.001µF		50			
	Output noise voltage (TPS7928)	BW = 100Hz to 100kHz, I _{OUT} = 100mA	C _{NR} = 0.0047µF		33			
Vn	(Legacy chip only)	BW = 100Hz to 100kHz, I _{OUT} = 100mA	C _{NR} = 0.01µF		31		μV_{RMS}	
		BW = 100Hz to 100kHz, I _{OUT} = 100mA	C _{NR} = 0.1μF		27			
	Output noise voltage (TPS79230)	BW = 100Hz to 100kHz, I _{OUT} = 100mA	(New Chip)		69			
			C _{NR} = 0.001µF		50			
	Time, start-up	Time, start-up	R _L = 14 Ω,	$C_{NR} = 0.0047 \mu F$		70		
	(TPS79230)	C _{OUT} = 1µF	$C_{NR} = 0.01 \mu F$		90		μs	
			(New Chip)		500			
I _{CL}	Output current limit	V _{OUT} = 0V(Lega	cy Chip)	285		600	mA	
I _{CL}	Output current limit	V _{IN} = V _{OUT(NOM)} x V _{OUT(NOM)} (Ne	V _{IN} = V _{OUT(NOM)} + 1 V, V _{OUT} = 0.9 x V _{OUT(NOM)} (New Chip only)			460	mA	
I _{sc}	Short-circuit current limit	V _{OUT} = 0V (New	Chip)		175		mA	
I _{SHDN}	Shutdown	V _{EN} = 0V, 2.7V < 5.5V(Legacy Ch			0.07	1	μA	
'SHDN	current	V _{EN} = 0V, 2.7V < Chip)	< V _I < 5.5V(New		0.01	1	μΛ	
V _{EN(HI)}	High-level enable input voltage	2.7V ≤ V _{IN} ≤ 5.5	V	1.7		V _{IN}	V	
V _{EN(HI)}	High-level enable input voltage	2.7V ≤ V _{IN} ≤ 5.5	V (New Chip)	0.85		V _{IN}	V	
V _{EN(LOW)}	Low-level enable input voltage	2.7V ≤ V _{IN} ≤ 5.5V		0		0.7	V	
V _{EN(LOW)}	Low-level enable input voltage	2.7V ≤ V _{IN} ≤ 5.5V (New Chip)		0		0.425	V	
I _{EN}	Enable pin current	V _{EN} = 0 V		-1		1	μΑ	
V_{REF}	Internal reference (TPS79201)			1.201	1.225	1.25	V	



5.5 Electrical Characteristics (continued)

over recommended operating temperature range, $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ $V_{EN} = V_{IN}$, $V_{IN} = V_{O(typ)} + 1$ V, $I_{OUT} = 1$ mA, $C_{OUT} = 10$ μF , $C_{NR} = 0.01$ μF (Legacy Chip) (unless otherwise noted). All typical values at $T_J = 25^{\circ}\text{C}$.

	AMETER		NDITIONS	MIN	TYP	MAX	UNIT
	Power-supply rejection ratio (TPS79228)		I _{OUT} = 10mA (Legacy Chip)		70		
	Power-supply rejection ratio (TPS79230)	f = 100Hz	I _{OUT} = 10mA (New Chip)		64		
	Power-supply rejection ratio (TPS79228)	11 – 100HZ	I _{OUT} = 100mA (Legacy Chip)		72		
PSRR	Power-supply rejection ratio (TPS79230)		I _{OUT} = 100mA (New Chip)		64		dB
PSRR Power-supply rejection ratio (TPS79228) Power-supply rejection ratio (TPS79230)	f = 10kHz	I _{OUT} = 100mA (Legacy Chip)		75		uв	
	rejection ratio	T - TORTIZ	I _{OUT} = 100mA (New Chip)		49		
	Power-supply rejection ratio (TPS79228)	f = 100kHz	I _{OUT} = 100mA (Legacy Chip)		47		
F	Power-supply rejection ratio (TPS79230)	f = 100kHz	I _{OUT} = 100mA (New Chip)		39		
V (3)	Dropout voltage (TPS79228)	V _{IN} = V _{OUT} - 0.1V 100mA (Legacy			60	110	mV
V _{DO} ⁽³⁾	L)ropout voltage		′, I _{OUT} = 100mA		55	100	mv
V _{UVLO}	UVLO threshold	V _{IN} rising (Legacy Chip)		2.25		2.65	V
* UVLO	O V LO UN CONOID	VIN rising (New	Chip)	1.32		1.6	v
V _{UVLO(HYST)}	UVLO hysteresis	T _J = 25°C, V _{CC} r Chip)	ising (Legacy		100		mV
· 	11,01010010	$T_J = 25^{\circ}C, V_{CC} r$	ising (New Chip)		130		

⁽¹⁾ The minimum IN operating voltage is 2.7 V or $V_{O(typ)}$ + 1 V, whichever is greater. The maximum IN voltage is 5.5 V. The maximum output current is 100 mA.

If $V_{OUT} \le 2.5V$ then $V_{IN(min)} = 2.7V$, $V_{IN(max)} = 5.5V$: Line regulation(mV) = (%/V) * V_{OUT} ($V_{IN(max)}$ - 2.7V) / 100 *100 IN voltage equals $V_{OUT(nom)}$ - 100 mV; The TPS79225 dropout voltage is limited by the input voltage range limitations.



5.6 Typical Characteristics




Figure 5-1. TPS792 Output Voltage vs Output Current




Figure 5-2. TPS792 Output Voltage vs Output Current




Figure 5-3. TPS792 Output Voltage vs Junction Temperature




Figure 5-4. TPS792 Output Voltage vs Junction Temperature



85°C

125°C

100




Figure 5-5. TPS792 Ground Current vs Junction **Temperature**




Figure 5-7. TPS792 Output Spectral Noise Density vs Frequency




Figure 5-8. TPS792 Output Spectral Noise Density vs Frequency






Figure 5-9. TPS792 Output Spectral Noise Density vs Frequency




Figure 5-10. TPS792 Output Spectral Noise Density vs Frequency




Figure 5-11. Root Mean Squared Output Noise vs Bypass Capacitance




Figure 5-12. Output Impedance vs Frequency






Figure 5-15. TPS792 Dropout Voltage vs Junction Temperature

New Chip

Figure 5-16. Dropout Voltage vs Output Current




Figure 5-17. Dropout Voltage vs Output Current




Figure 5-18. TPS792 Dropout Voltage vs Input Voltage




Figure 5-19. TPS792 Dropout Voltage vs Input Voltage




Figure 5-20. Minimum Required Input Voltage vs Output Voltage






Figure 5-23. TPS792 Ripple Rejection vs Frequency

10 k 100 k

f - Frequency - Hz

Legacy Chip

10 M

Figure 5-24. TPS792 Ripple Rejection vs Frequency

10 k 100 k

f - Frequency - Hz

Legacy Chip

10 M

10 100

10 100




Figure 5-25. TPS792 Ripple Rejection vs Frequency




Figure 5-26. TPS792 Output Voltage and Enable Voltage vs Time (Start-Up)




Figure 5-27. TPS792 Output Voltage and Enable Voltage vs Time (Start-Up)




Figure 5-28. TPS792 Line Transient Response




Figure 5-29. TPS792 Line Transient Response




Figure 5-30. TPS792 Load Transient Response






Figure 5-31. TPS792 Load Transient Response





Figure 5-32. Typical Regions of Stability Equivalent Series Resistance (ESR) vs Output Current

TPS79228 TYPICAL REGIONS OF STABILITY **EQUIVALENT SERIES RESISTANCE (ESR)** vs **OUTPUT CURRENT** 100 C $V_1 = 5.5 \text{ V}$ $T_{.1} = -40 \, ^{\circ}\text{C} \text{ to } 125 \, ^{\circ}\text{C}$ ESR - Equivalent Series Resistance Region of Instability 0. Region of Stability 0.01 0.02 0.04 0.06 0.08 0.1 IO - Output Current - A Legacy Chip

Figure 5-33. Typical Regions of Stability Equivalent | Figure 5-34. Typical Regions of Stability Equivalent Series Resistance (ESR) vs Output Current



Series Resistance (ESR) vs Output Current

Legacy Chip



6 Detailed Description

6.1 Overview

The TPS792xx family of LDO regulators has been optimized for use in noise-sensitive battery-operated equipment. The device features extremely low dropout voltages, high PSRR, ultra-low output noise, low quiescent current, and enable-input to reduce supply currents to less than $1\mu A$ when the regulator is turned off..

6.2 Functional Block Diagram




Figure 6-1. Functional Block Diagram - Adjustable Version(Legacy Chip)




Figure 6-2. Functional Block Diagram – Adjustable Version (New Chip)






Figure 6-3. Functional Block Diagram - Fixed Version (Legacy Chip)




Figure 6-4. Functional Block Diagram – Fixed Version (New Chip)

6.3 Feature Description

6.3.1 Undervoltage Lockout (UVLO)

The TPS792xx uses an undervoltage lockout (UVLO) circuit that disables the output until the input voltage is greater than the rising UVLO voltage. This circuit makes sure that the device does not exhibit any unpredictable behavior when the supply voltage is lower than the operational range of the internal circuitry, V_{IN(min)}.

6.3.2 Shutdown

The enable pin (EN) is active high. Enable the device by forcing the EN pin to exceed $V_{EN(high)}$ (2V minimum). Turn off the device by forcing the EN pin to drop below 0.7V. If shutdown capability is not required, connect EN to IN.

6.3.3 Active Discharge (new chip)

The device has an internal pulldown MOSFET that connects an R_{PULLDOWN} resistor to ground when the device is disabled to actively discharge the output voltage. The active discharge circuit is activated by the enable pin.



Do not rely on the active discharge circuit to discharge the output voltage after the input supply has collapsed because reverse current can possibly flow from the output to the input. This reverse current flow can cause damage to the device especially when a large output capacitor is used. Limit reverse current to no more than 5% of the device rated current for a short period of time.

6.3.4 Foldback Current Limit

The legacy chip of TPS792 features internal current limiting and thermal protection. During normal operation, the TPS792 limits output current to approximately 400mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care must be taken not to exceed the power dissipation ratings of the package or the absolute maximum voltage ratings of the device.

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a hybrid brickwall-foldback scheme. The current limit transitions from a brickwall scheme to a foldback scheme at the foldback voltage ($V_{FOLDBACK}$). In a high-load current fault with the output voltage above $V_{FOLDBACK}$, the brickwall scheme limits the output current to the current limit (I_{CL}). When the voltage drops below $V_{FOLDBACK}$, a foldback current limit activates that scales back the current as the output voltage approaches GND. When the output is shorted, the device supplies a typical current called the short-circuit current limit (I_{SC}). I_{CL} and I_{SC} are listed in the *Electrical Characteristics* table.

For this device, $V_{FOLDBACK} = 0.4 \times V_{OUT(NOM)}$.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brickwall current limit, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. When the device output is shorted and the output is below $V_{FOLDBACK}$, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{SC}]$. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the *Know Your Limits* application report.

Figure 6-5 shows a diagram of the foldback current limit.




Figure 6-5. Foldback Current Limit



6.3.5 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 165°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits regulator dissipation, protecting the device from damage as a result of overheating. Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature must be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions.

The TPS792xx internal protection circuitry is designed to protect against overload conditions. This circuitry is not intended to replace proper heatsinking. Continuously running the TPS792xx into thermal shutdown degrades device reliability.

6.3.6 Reverse Current

The legacy chip of TPS792xx PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (for example, during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting to 5% of the rated output current is recommended.

The new chip of TPS792xx, as with most modern LDOs, excessive reverse current can damage this device.

Reverse current flows through the body diode on the pass element instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device as a result of one of the following conditions:

- Degradation caused by electromigration
- Excessive heat dissipation
- Potential for a latch-up condition

Submit Document Feedback



Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of $V_{OUT} > V_{IN} + 0.3V$:

- If the device has a large C_{OUT} and the input supply collapses with little or no load current
- The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, external protection must be used to protect the device. The image below shows one approach of protecting the device.




Figure 6-6. Example Circuit for Reverse Current Protection Using a Schottky Diode



6.4 Device Functional Modes

6.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is at least as high as V_{IN(min)}.
- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The enable voltage is greater than V_{EN(min)}.
- The output current is less than the current limit.
- The device junction temperature is less than the maximum specified junction temperature.

6.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode of operation, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in the linear region and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

6.4.3 Disabled

The device is disabled under the following conditions:

- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.
- The input voltage is less than UVLO_{falling}.

Table 6-1 lists the conditions that lead to the different modes of operation.

Table 6-1. Device Functional Mode Comparison

ianic o il portico i antononal inicato companiconi						
OPERATING	PARAMETER					
MODE	V _{IN}	V _{EN}	Іоит	T _J		
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	V _{EN} > V _{EN(high)}	I _{OUT} < I _{LIM}	T _J < 125°C		
Dropout mode	$V_{IN(min)} < VIN < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(high)}$	_	T _J < 125°C		
Disabled mode (any true condition disables the device)	V _{IN} < UVLO _{falling}	V _{EN} < V _{EN(low)}	_	T _J > 165°C ⁽¹⁾		

(1) Approximate value for thermal shutdown



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The TPS792xx family of LDO regulators has been optimized for use in noise-sensitive battery-operated equipment. The device features extremely low dropout voltages, high PSRR, low output noise, low quiescent current, and enable-input to reduce supply currents to less than 1µA when the regulator is turned off.

7.1.1 Adjustable Operation

The output voltage of the TPS792xx01 adjustable regulator is programmed using an external resistor divider as shown in the image below. The output voltage is calculated using the equation below:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_1}{R_2}\right) \tag{1}$$

where:

V_{REF} = 1.2246V typ (the internal reference voltage)

Resistors R_1 and R_2 must be selected for approximately 50µA divider current. Lower value resistors can be used for improved noise performance, but the solution consumes more power. Higher resistors values can cause accuracy issues and other problems. The recommended design procedure is to choose R_2 = 30.1k Ω to set the divider current at 50µA, C_{FF} = 15pF for stability, and then calculate R_1 using the equation below:

$$R_1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R_2 \tag{2}$$

To improve the stability of the adjustable version, place a small compensation capacitor between OUT and FB. For output voltages less than 1.8V, the value of this capacitor must be 100pF. For output voltages greater than 1.8V, the approximate value of this capacitor can be calculated as shown in the equation below:

$$C_{FF} = \frac{(3 \times 10^{-7}) \times (R_1 + R_2)}{(R_1 \times R_2)}$$
(3)

The suggested value of this capacitor for several resistor ratios is shown in the table in the image below. If this capacitor is not used (such as in a unity-gain configuration) or if an output voltage less than 1.8V is chosen, then the minimum recommended output capacitor is 4.7µF instead of 2.2µF.






Table 7-1. OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R ₁	R ₂	C _{FF}
1.22V	short	open	0pF
2.5V	31.6kΩ	30.1kΩ	22pF
3.3V	51kΩ	30.1kΩ	15pF
3.6V	59kΩ	30.1kΩ	15pF

Figure 7-1. TPS792xx01 Adjustable LDO Regulator Programming



7.2 Exiting Dropout

Some applications have transients that place the LDO into dropout, such as slower ramps on V_{IN} during start-up. As with other LDOs, the output can overshoot on recovery from these conditions. A ramping input supply causes an LDO to overshoot on start-up, as shown in Figure 7-2, when the slew rate and voltage levels are in the correct range. Use an enable signal to avoid this condition.




Figure 7-2. Start-Up Into Dropout

Line transients out of dropout can also cause overshoot on the output of the regulator. These overshoots are caused by the error amplifier having to drive the gate capacitance of the pass element and bring the gate back to the correct voltage for proper regulation. Figure 7-3 illustrates what is happening internally with the gate voltage and how overshoot can be caused during operation. When the LDO is placed in dropout, the gate voltage ($V_{\rm GS}$) is pulled all the way down to ground to give the pass device the lowest on-resistance as possible. However, if a line transient occurs when the device is in dropout, the loop is not in regulation and can cause the output to overshoot until the loop responds and the output current pulls the output voltage back down into regulation. If these transients are not acceptable, then continue to add input capacitance in the system until the transient is slow enough to reduce the overshoot.






Figure 7-3. Line Transients From Dropout

7.3 Typical Application

A typical application circuit is shown in Figure 7-4.




Figure 7-4. Typical Application Circuit

7.3.1 Design Requirements

Table 7-2 lists the design requirements.

Table 7-2. Design Parameters

PARAMETER	DESIGN REQUIREMENTS				
Input voltage	3V – 4V (Lithium Ion battery)				
Output voltage	2.8V				
DC output current	10mA				
Peak output current	75mA				
Maximum ambient temperature	65°C				

7.3.2 Detailed Design Procedure

7.3.2.1 Capacitor Recommendations

Low equivalent series resistance (ESR) capacitors must be used for the input, output, noise reduction, and bypass capacitors. Ceramic capacitors with X7R and X5R dielectrics are preferred. These dielectrics offer more stable characteristics. Ceramic X7R capacitors offer improved over-temperature performance, while ceramic X5R capacitors are more cost-effective and are available in higher values.

7.3.2.2 Input and Output Capacitor Requirements

A 0.1µF or larger ceramic input bypass capacitor, connected between IN and GND and located close to the legacy chip of TPS792xx, is required for stability and improves transient response, noise rejection, and ripple rejection. A 1µF or larger ceramic input bypass capacitor, connected between IN and GND and located close to the new chip of TPS792xx, is required for stability and improves transient response, noise rejection, and ripple rejection. A higher-value input capacitor can be necessary if large, fast-rise-time load transients are anticipated or the device is located several inches from the power source.

Like most low-dropout regulators, the TPS792xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance is $2.2\mu F$. Any $2.2\mu F$ or larger ceramic capacitor is suitable, provided the capacitance does not vary significantly over temperature. If load current is not expected to exceed 100 mA, a $1.0\mu F$ ceramic capacitor can be used. If a feed-forward capacitor is not used (such as in a unity-gain configuration) or if an output voltage less than 1.8V is chosen, then the minimum recommended output capacitor is $4.7\mu F$ instead of $2.2\mu F$. The table below lists the recommended output capacitor sizes for several common configurations.

Table 7-3. Output Capacitor Sizing

Condition	C _{OUT} (μF)
V_{OUT} < 1.8V or C_{FF} = 0nF	4.7
V _{OUT} > 1.8V, I _{OUT} > 100mA	2.2
V _{OUT} > 1.8V, I _{OUT} < 100mA	1


7.3.2.3 Noise Reduction and Feed-Forward Capacitor Requirements

The internal voltage reference is a key source of noise in an LDO regulator. The legacy chip of TPS792xx has an NR pin which is connected to the voltage reference through a $250k\Omega$ internal resistor. The $250k\Omega$ internal resistor, in conjunction with an external bypass capacitor connected to the NR pin, creates a low-pass filter to reduce the voltage reference noise and, therefore, the noise at the regulator output. In order for the regulator to operate properly, the current flow out of the NR pin must be at a minimum, because any leakage current creates an IR drop across the internal resistor, thus creating an output error. Therefore, the bypass capacitor must have minimal leakage current. The bypass capacitor must be no more than $0.1\mu\text{F}$ to verify that the capacitor is fully charged during the quick-start time provided by the internal switch shown in the Functional Block Diagrams.

A feed-forward capacitor is recommended when using the adjustable version, to improve the stability of the device. If R_2 = 30.1k Ω , set C_1 to 15pF for optimal performance. For voltages less than 1.8V, the value of this capacitor must be 100pF. For voltages greater than 1.8V, the approximate value of this capacitor can be calculated as shown in Functional Block Diagrams.



7.3.3 Application Curves



7.4 Power Supply Recommendations

This device is designed to operate from an input voltage supply range from 2.7V to 5.5V. The input voltage range must provide adequate headroom for the device to have a regulated output. This input supply must be well-regulated and stable. A $0.1\mu F$ input capacitor is required for stability (legacy chip) or a $1\mu F$ (new chip); if the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

7.5 Layout

7.5.1 Layout Guidelines

Layout is a critical part of good power-supply design. There are several signal paths that conduct fast-changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power-supply performance. To help eliminate these problems, the IN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with an X5R or X7R dielectric.

Equivalent series inductance (ESL) and equivalent series resistance (ESR) must be minimized to maximize performance and ensure stability. Every capacitor (C_{IN} , C_{OUT} , C_{NR} , C_{FF}) must be placed as close as possible to the device and on the same side of the PCB as the regulator itself. Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. The use of vias and long traces is strongly discouraged because these circuits may impact system performance negatively, and even cause instability.

7.5.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

To improve ac measurements like PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.



7.5.2 Layout Example




Figure 7-7. Layout Example (DBV 6-Pin Package)



Figure 7-8. Layout Example (DBV 5-Pin Package)

7.5.3 Power Dissipation and Junction Temperature

Specified regulator operation is to a junction temperature of 125° C; the maximum junction temperature should be restricted to 125° C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_D , which must be less than or equal to $P_{D(max)}$.

The maximum power dissipation limit is determined using Equation 4.

$$P_{D(max)} = \frac{T_{J} max - T_{A}}{R_{\theta JA}}$$
(4)

where

- T_Jmax = Maximum allowable junction temperature
- R_{0,JA} = Thermal resistance, junction to ambient, for the package, see the Thermal Information table.
- T_A = Ambient temperature

The regulator dissipation is calculated using the below equation.

$$P_{D} = (V_{I} - V_{O}) \times I_{O}$$

$$(5)$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation triggers the thermal protection circuit.



8 Device and Documentation Support

8.1 Device Support

8.1.1 Development Support

8.1.1.1 Evaluation Modules

Several evaluation modules (EVMs) are available to assist in the initial circuit performance evaluation using the TPS793:

- TPS79301EVM
- TPS793285YEQEVM
- TPS79328EVM

These EVMs can be requested at the Texas Instruments website through the device product folders or purchased directly from the TI eStore.

8.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS793 is available through the product folders under *Tools & Software*.

8.1.2 Device Nomenclature

Table 8-1. Ordering Information

PRODUCT ⁽¹⁾ (2)	V _{OUT}
TPS792xx xx <i>yyy</i>M3 z	 XX(X) is the nominal output voltage (for example, 28 = 2.8 V; 285 = 2.85 V; 01 = adjustable version). YYY is the package designator. M3 is a suffix designator for the devices that only use the latest manufacturing flow (CSO:RFB). Devices without this suffix can ship with the legacy chip (CSO:DLN) or the new chip (CSO:RFB). The reel packaging label provides CSO information to distinguish which chip is being used. Z is the package quantity. R is for reel (3000 pieces), T is for tape (250 pieces).

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.

8.2 Documentation Support

8.2.1 Related Documentation

For related documentation see the following:

- Application note, Using New Thermal Metrics, SBVA025
- Application note, Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator, SBVA042
- TPS79301EVM, TPS79328EVM LDO Linear Regulator Evaluation Module User's Guide, SLVU060

8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

⁽²⁾ Output voltages from 1.2 V to 4.8 V in 50-mV increments are available. Contact the factory for details and availability.



8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (May 2002) to Revision C (December 2024)

Page

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

www.ti.com 18-Dec-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	U	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
TPS79201DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEVI	Samples
TPS79225DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEXI	Samples
TPS79225DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125	PEXI	
TPS79228DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEWI	Samples
TPS79228DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125	PEWI	
TPS79230DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEYI	Samples
TPS79230DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEYI	Samples
TPS79230DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125	PEYI	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

www.ti.com 18-Dec-2024

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jun-2024

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS79201DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS79225DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS79228DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS79230DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

www.ti.com 5-Jun-2024



*All dimensions are nominal

7 till dillitoriolorio di o riorriiridi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS79201DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS79225DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS79228DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS79230DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated