


Block Diagram



Register File (RF)



Control Unit (CU)



Instruction Encoding






Fig 1: Instruction Encoding Format

Arithmetic Logic Unit (ALU)



Instruction Address Generator (IAG)

Instruction Address Generator



Processor Memory Interface

Five Stage Complete Pipeline

Five Stage Pipeline

