CHAPTER 4
Datapath Design

The specific operation performed by the desired subunit is deterelect" control line S as shown. The ALU's logical operations are perture, that is, the same operation f is applied to every pair of data lines imum number of distinct logical operations of the form $f(x_i, y_i)$ is 16, number of distinct truth tables of two Boolean variables. Hence the needs to be of size 4 at most, as in Figure 4.28. S can also be used to 16 different arithmetic operations such as X + Y, X - Y, Y - X, X + 1, X - 1 (decrement), and so on, as needed.

cal operations in Figure 4.28 can be obtained by generating all four (x_i, y_i) , namely,

$$m_3 = x_i y_i$$
 $m_2 = x_i \overline{y}_i$ $m_1 = \overline{x}_i y_i$ $m_0 = \overline{y}_i \overline{y}_i$

 $x_i y_i$ of data bits and by using the control lines $S = S_3 S_2 S_1 S_0$ to select itsets of the minterms to be ORed together. In particular, if we construct products expression

$$f(x_i, y_i) = m_3 S_3 + m_2 S_2 + m_1 S_1 + m_0 S_0$$

= $x_i y_i S_3 + x \overline{y_i} S_2 + \overline{x_i} y_i S_1 + \overline{x_i} \overline{y_i} S_0$ (4.32)

that every combination of $S_3S_2S_1S_0$ produces a different function. For S = 0110 makes $f(x_i, y_i) = x_i \overline{y_i} + \overline{x_i} y_i$, which is EXCLUSIVE-OR. Because wise nature of the logic operations, we can replace x_i and y_i in (4.32) with words X and Y.

$$f(X,Y) = XYS_3 + X\bar{Y}S_2 + \bar{X}YS_1 + \bar{X}\bar{Y}S_0 \tag{4.33}$$

now implement the logic unit directly from Equation (4.33), using several and gates as in Figure 4.29. The adder-subtracter can be designed by any of an expression of the expression of the

spite its conceptual simplicity, the ALU of Figure 4.28 is more expensive wer than necessary. For n = 4, the logic subunit employs about 25 gates and s. If the arithmetic subunit is designed with carry lookahead in the style of 4.6, around 60 gates are needed, depending on the variants of add and subart are implemented. The multiplexer in Figure 4.28 also requires additional




Figure 4.29 An *n*-bit logic unit that realizes all 16 two-variable functions.