


Zero detector to Figure 4.18

Control lines Negate and Operation and the



**FIGURE 4.21** The symbol commonly used to represent an ALU, as shown in Figure 4.19. This symbol is also used to represent an adder, so it is normally labeled either with ALU or Adder.

### Carry Lookahead

The next question is, How quickly can this ALU add two 32-bit operands? We can determine the  $a$  and  $b$  inputs, but the CarryIn input depends on the operation in the adjacent 1-bit adder. If we trace all the way through the chain of dependencies, we connect the most significant bit to the least significant bit, so the most significant bit of the sum must wait for the *sequential* evaluation of all 32 1-bit adders. This sequential chain reaction is too slow to be used in time-critical hardware.

There are a variety of schemes to anticipate the carry so that the worst-case scenario is a function of the  $\log_2$  of the number of bits in the adder. These anticipatory signals are faster because they go through fewer gates in sequence, but it takes many more gates to anticipate the proper carry.

A key to understanding fast carry schemes is to remember that, unlike software, hardware executes in parallel whenever inputs change.

### Fast Carry Using “Infinite” Hardware

Appendix B mentions that any equation can be represented in two levels of logic. Since the only external inputs are the two operands and the CarryIn to the least significant bit of the adder, in theory we could calculate the CarryIn values to all the remaining bits of the adder in just two levels of logic.

For example, the CarryIn for bit 2 of the adder is exactly the CarryOut of bit 1, so the formula is

$$\text{CarryIn}_2 = (b_1 \cdot \text{CarryIn}_1) + (a_1 \cdot \text{CarryIn}_1) + (a_1 \cdot b_1)$$

Similarly, CarryIn1 is defined as

$$\text{CarryIn}_1 = (b_0 \cdot \text{CarryIn}_0) + (a_0 \cdot \text{CarryIn}_0) + (a_0 \cdot b_0)$$

Using the shorter and more traditional abbreviation of  $c_i$  for  $\text{CarryIn}_i$ , we can rewrite the formulas as

$$c_2 = (b_1 \cdot c_1) + (a_1 \cdot c_1) + (a_1 \cdot b_1)$$

$$c_1 = (b_0 \cdot c_0) + (a_0 \cdot c_0) + (a_0 \cdot b_0)$$

Substituting the definition of  $c_1$  for the first equation results in this formula:

$$\begin{aligned} c_2 = & (a_1 \cdot a_0 \cdot b_0) + (a_1 \cdot a_0 \cdot c_0) + (a_1 \cdot b_0 \cdot c_0) \\ & + (b_1 \cdot a_0 \cdot b_0) + (b_1 \cdot a_0 \cdot c_0) + (b_1 \cdot b_0 \cdot c_0) + (a_1 \cdot b_1) \end{aligned}$$

You can imagine how the equation expands as we get to higher bits in the adder; it grows exponentially with the number of bits. This complexity is reflected in the cost of the hardware for fast carry, making this simple scheme prohibitively expensive for wide adders.

#### Fast Carry Using the First Level of Abstraction: Propagate and Generate

Most fast carry schemes limit the complexity of the equations to simplify the hardware, while still making substantial speed improvements over ripple carry. One such scheme is a *carry-lookahead adder*. In Chapter 1, we said computer systems cope with complexity by using levels of abstraction. A carry-lookahead adder relies on levels of abstraction in its implementation.

Let's factor our original equation as a first step:

$$\begin{aligned} c_{i+1} &= (b_i \cdot c_i) + (a_i \cdot c_i) + (a_i \cdot b_i) \\ &= (a_i \cdot b_i) + (a_i + b_i) \cdot c_i \end{aligned}$$

If we were to rewrite the equation for  $c_2$  using this formula, we would see some repeated patterns:

$$c_2 = (a_1 \cdot b_1) + (a_1 + b_1) \cdot ((a_0 \cdot b_0) + (a_0 + b_0) \cdot c_0)$$

Note the repeated appearance of  $(a_i \cdot b_i)$  and  $(a_i + b_i)$  in the formula above. These two important factors are traditionally called *generate* ( $g_i$ ) and *propagate* ( $p_i$ ):

$$g_i = a_i \cdot b_i$$

$$p_i = a_i + b_i$$

Using them to define  $c_{i+1}$ , we get

$$c_{i+1} = g_i + p_i \cdot c_i$$

To see where the signals get their names, suppose  $g_i$  is 1. Then

$$c_{i+1} = g_i + p_i \cdot c_i = 1 + p_i \cdot c_i = 1$$

That is, the  $a$  and  $b$  are  $\text{CarryIn}(ci)$ . Now

That is, the  $a$  and  $b$  are  $\text{CarryIn}(ci+1)$  is

As an analogy, be tipped over the two. Similar all the propagation

Relying on abstraction, we can extract, we can extract for 4 bits:

These equations for the adder generate  $c_{i+1}$  using  $p_i$  and  $g_i$ . Even this simple logic even for a

#### Fast Carry Using

First we consider the building block. For the adder, the adder

To go faster, we use a lookahead for  $d$  higher level. Here

That is, the "suppose" if each of the bits

abbreviation of  $ci$  for CarryIn $i$ , we can

$$c1 = (a1 \cdot b1)$$

$$c0 = (a0 \cdot b0)$$

first equation results in this formula:

$$0 = (a1 \cdot b0 \cdot c0)$$

$$c0 = (b1 \cdot b0 \cdot c0) + (a1 \cdot b1)$$

ends as we get to higher bits in the number of bits. This complexity is not carry, making this simple scheme

#### Abstraction: Propagate and

ality of the equations to simplify the speed improvements over ripple carry adder. In Chapter 1, we said composing levels of abstraction. A carry-in to its implementation.

first step:

$$c0 = (a1 \cdot b1)$$

$$c1 = (b1 \cdot c1)$$

using this formula, we would see

$$0 = (b0) + (a0 + b0) \cdot c0)$$

and  $(a1 + b1)$  in the formula above.

lly called *generate* ( $gi$ ) and *propagate*

let

suppose  $gi$  is 1. Then

$$+ pi \cdot ci = 1$$

That is, the adder *generates* a CarryOut ( $ci+1$ ) independent of the value of CarryIn ( $ci$ ). Now suppose that  $gi$  is 0 and  $pi$  is 1. Then

$$ci+1 = gi + pi \cdot ci = 0 + 1 \cdot ci = ci$$

That is, the adder *propagates* CarryIn to a CarryOut. Putting the two together, CarryIn $i+1$  is a 1 if either  $gi$  is 1 or both  $pi$  is 1 and CarryIn $i$  is 1.

As an analogy, imagine a row of dominoes set on edge. The end domino can be tipped over by pushing one far away provided there are no gaps between the two. Similarly, a carry out can be made true by a generate far away provided all the propagates between them are true.

Relying on the definitions of propagate and generate as our first level of abstraction, we can express the CarryIn signals more economically. Let's show it for 4 bits:

$$c1 = g0 + (p0 \cdot c0)$$

$$c2 = g1 + (p1 \cdot g0) + (p1 \cdot p0 \cdot c0)$$

$$c3 = g2 + (p2 \cdot g1) + (p2 \cdot p1 \cdot g0) + (p2 \cdot p1 \cdot p0 \cdot c0)$$

$$c4 = g3 + (p3 \cdot g2) + (p3 \cdot p2 \cdot g1) + (p3 \cdot p2 \cdot p1 \cdot g0) + (p3 \cdot p2 \cdot p1 \cdot p0 \cdot c0)$$

These equations just represent common sense: CarryIn $i$  is a 1 if some earlier adder generates a carry and all intermediary adders propagate a carry. Figure 4.22 uses plumbing to try to explain carry lookahead.

Even this simplified form leads to large equations and, hence, considerable logic even for a 16-bit adder. Let's try moving to two levels of abstraction.

#### Fast Carry Using the Second Level of Abstraction

First we consider this 4-bit adder with its carry-lookahead logic as a single building block. If we connect them in ripple carry fashion to form a 16-bit adder, the add will be faster than the original with a little more hardware.

To go faster, we'll need carry lookahead at a higher level. To perform carry lookahead for 4-bit adders, we need propagate and generate signals at this higher level. Here they are for the four 4-bit adder blocks:

$$P0 = p3 \cdot p2 \cdot p1 \cdot p0$$


$$P1 = p7 \cdot p6 \cdot p5 \cdot p4$$

$$P2 = p11 \cdot p10 \cdot p9 \cdot p8$$

$$P3 = p15 \cdot p14 \cdot p13 \cdot p12$$

That is, the "super" propagate signal for the 4-bit abstraction ( $P$ ) is true only if each of the bits in the group will propagate a carry.





carry lookahead for 1 bit, 2 bits, and 4 bits using are turned to open and close valves. Water is shown to bill if either the nearest generate value ( $g_i$ ) is turned on there is water further upstream, either from an earlier bit. Carrying out can result in a carry out without the all propagates.

( $G_i$ ), we care only if there is a carry out of group. This obviously occurs if generate is also occurs if an earlier generate is true and including that of the most significant bit, are


$$G_0 = g_3 + (p_3 \cdot g_2) + (p_3 \cdot p_2 \cdot g_1) + (p_3 \cdot p_2 \cdot p_1 \cdot g_0)$$

$$G_1 = g_7 + (p_7 \cdot g_6) + (p_7 \cdot p_6 \cdot g_5) + (p_7 \cdot p_6 \cdot p_5 \cdot g_4)$$


$$G_2 = g_{11} + (p_{11} \cdot g_{10}) + (p_{11} \cdot p_{10} \cdot g_9) + (p_{11} \cdot p_{10} \cdot p_9 \cdot g_8)$$

$$G_3 = g_{15} + (p_{15} \cdot g_{14}) + (p_{15} \cdot p_{14} \cdot g_{13}) + (p_{15} \cdot p_{14} \cdot p_{13} \cdot g_{12})$$

Figure 4.23 updates our plumbing analogy to show  $P_0$  and  $G_0$ .



**FIGURE 4.23** A plumbing analogy for the next-level carry-lookahead signals  $P_0$  and  $G_0$ .  $P_0$  is open only if all four propagates ( $p_i$ ) are open, while water flows in  $G_0$  only if at least one generate ( $g_i$ ) is open and all the propagates downstream from that generate are open.



**FIGURE 4.24** Four 4-bit ALUs using carry lookahead to form a 16-bit adder. Note that the carries come from the carry-lookahead unit, not from the 4-bit ALUs.

Then the equations at this higher level of abstraction for the carry in for each 4-bit group of the 16-bit adder ( $C1, C2, C3, C4$  in Figure 4.24) are very similar to the carry out equations for each bit of the 4-bit adder ( $c1, c2, c3, c4$ ) on page 243:

$C1 = a0 + b0 + c0$   
 $C2 = a1 + b1 + c1$   
 $C3 = a2 + b2 + c2$   
 $C4 = a3 + b3 + c3$

Figure 4.24 shows Exercises 4.44 through 4.46. The schemes, different from the design of a 64-bit adder.

### Both Levels

#### Example

Determine the

$a:$

$b:$

Also, what is  $C$ ?

#### Answer

Aligning the bits of the propagate  $p_i$  (

$a:$

$b:$

$g:$

$p:$


where the bits of the propagate  $p_i$  (

$P3 = 1 + 1 + 1$

$P2 = 1 + 1 + 1$

$P1 = 1 + 1 + 1$

$P0 = 1 + 0 + 1$



Carry-lookahead to form a 16-bit adder. Note that the carry-in for each 4-bit ALU is the carry-out of the previous 4-bit ALU.

Figure 4.24 shows 4-bit adders connected with such a carry lookahead unit. Exercises 4.44 through 4.48 explore the speed differences between these carry schemes, different notations for multibit propagate and generate signals, and the design of a 64-bit adder.

$$C_1 = G_0 + (P_0 \cdot c_0)$$

$$C_2 = G_1 + (P_1 \cdot G_0) + (P_1 \cdot P_0 \cdot c_0)$$

$$C_3 = G_2 + (P_2 \cdot G_1) + (P_2 \cdot P_1 \cdot G_0) + (P_2 \cdot P_1 \cdot P_0 \cdot c_0)$$

$$C_4 = G_3 + (P_3 \cdot G_2) + (P_3 \cdot P_2 \cdot G_1) + (P_3 \cdot P_2 \cdot P_1 \cdot G_0) + (P_3 \cdot P_2 \cdot P_1 \cdot P_0 \cdot c_0)$$

Figure 4.24 shows 4-bit adders connected with such a carry lookahead unit. Exercises 4.44 through 4.48 explore the speed differences between these carry schemes, different notations for multibit propagate and generate signals, and the design of a 64-bit adder.

### Both Levels of the Propagate and Generate

#### Example

Determine the  $g_i$ ,  $p_i$ ,  $P_i$ , and  $G_i$  values of these two 16-bit numbers:

$a$ : 0001 1010 0011 0011<sub>two's</sub>  
 $b$ : 1110 0101 1110 1011<sub>two's</sub>

Also, what is CarryOut15 ( $C_4$ )?

#### Answer

Aligning the bits makes it easy to see the values of generate  $g_i$  ( $a_i \cdot b_i$ ) and propagate  $p_i$  ( $a_i \oplus b_i$ ):

$a$ : 0001 1010 0011 0011  
 $b$ : 1110 0101 1110 1011  
 $g_i$ : 0000 0000 0010 0011  
 $p_i$ : 1111 1111 1111 1011

where the bits are numbered 15 to 0 from left to right. Next, the "super" propagates ( $P_3, P_2, P_1, P_0$ ) are simply the AND of the lower-level propagates:

$$P_3 = 1 \cdot 1 \cdot 1 \cdot 1 = 1$$

$$P_2 = 1 \cdot 1 \cdot 1 \cdot 1 = 1$$

$$P_1 = 1 \cdot 1 \cdot 1 \cdot 1 = 1$$

$$P_0 = 1 \cdot 0 \cdot 1 \cdot 1 = 0$$