

us Zero detector to Figure 4-18

entrol lines Buegate and Operation and the




FIGURE 4.21 The symbol commonly used to represent an ALU, as shown in Figure 4.19. This symbol is also used to represent an adder, so it is normally labeled either with ALU or Adder.

## **Carry Lookahead**

The next question is, How quickly can this ALU add two 32-bit operands? We can determine the a and b inputs, but the CarryIn input depends on the operation in the adjacent 1-bit adder. If we trace all the way through the chain of dependencies, we connect the most significant bit to the least significant bit, so the most significant bit of the sum must wait for the sequential evaluation of all 32 1-bit adders. This sequential chain reaction is too slow to be used in time-critical hardware.

There are a variety of schemes to anticipate the carry so that the worst-case scenario is a function of the log<sub>2</sub> of the number of bits in the adder. These anticipatory signals are faster because they go through fewer gates in sequence, but it takes many more gates to anticipate the proper carry.

A key to understanding fast carry schemes is to remember that, unlike software, hardware executes in parallel whenever inputs change.

## Fast Carry Using "Infinite" Hardware

Appendix B mentions that any equation can be represented in two levels of logic. Since the only external inputs are the two operands and the CarryIn to the least significant bit of the adder, in theory we could calculate the CarryIn values to all the remaining bits of the adder in just two levels of logic.

For example, the CarryIn for bit 2 of the adder is exactly the CarryOut of bit 1, so the formula is

$$CarryIn2 = (b1 \cdot CarryIn1) + (a1 \cdot CarryIn1) + (a1 \cdot b1)$$

Similarly, CarryIn1 is defined as

CarryIn1 = 
$$(b0 \cdot CarryIn0) + (a0 \cdot CarryIn0) + (a0 \cdot b0)$$

Using the shorter and more traditional abbreviation of ci for CarryIni, we can rewrite the formulas as

$$c2 = \{b1 \cdot c1\} + \{a1 \cdot c1\} + \{a1 \cdot b1\}$$
  

$$c1 = \{b0 \cdot c0\} + \{a0 \cdot c0\} + \{a0 \cdot b0\}$$

Substituting the definition of c1 for the first equation results in this formula:

c2 = 
$$(a1 \cdot a0 \cdot b0) + (a1 \cdot a0 \cdot c0) + (a1 \cdot b0 \cdot c0)$$
  
+  $(b1 \cdot a0 \cdot b0) + (b1 \cdot a0 \cdot c0) + (b1 \cdot b0 \cdot c0) + (a1 \cdot b1)$   
imagine how the agent:

You can imagine how the equation expands as we get to higher bits in the adder; it grows exponentially with the number of bits. This complexity is reflected in the cost of the hardware for fast carry, making this simple scheme prohibitively expensive for wide adders.

# Fast Carry Using the First Level of Abstraction: Propagate and

Most fast carry schemes limit the complexity of the equations to simplify the hardware, while still making substantial speed improvements over ripple carry. One such scheme is a carry-lookahead adder. In Chapter 1, we said computer systems cope with complexity by using levels of abstraction. A carrylookahead adder relies on levels of abstraction in its implementation.

Let's factor our original equation as a first step:

$$ci+1 = (bi \cdot ci) + (ai \cdot ci) + (ai \cdot bi)$$
  
=  $(ai \cdot bi) + (ai + bi) \cdot ci$ 

If we were to rewrite the equation for c2 using this formula, we would see

$$c2 = (a1 \cdot b1) + (a1 + b1) \cdot ((a0 \cdot b0) + (a0 + b0) \cdot c0)$$

Note the repeated appearance of  $(ai \cdot bi)$  and (ai + bi) in the formula above. These two important factors are traditionally called generate (gi) and propagate

$$gi = ai \cdot bi$$
  
 $pi = ai + bi$ 

Using them to define ci+1, we get

$$ci+1 = gi + pi \cdot ci$$

To see where the signals get their names, suppose gi is 1. Then

$$ci+1 = gi + pi \cdot ci = 1 + pi \cdot ci = 1$$

That is, the ac ryIn (ct). Nov

That is, the au

CarryIni+1 is As an anali be tipped ove the two, Simil ed all the proj Relying on straction, we c for 4 bits:

These equation adder generate 4.22 uses plumi

Even this sin logic even for a

Fast Carry Usin

First we consid building block. adder, the add v

To go faster, y Tookahead for 4 bigher level. He

That is, the "supe if each of the bits obreviation of ci for CarryIni, we can

$$x(0) + (a(0 \cdot b(0))$$

first equation results in this formula:

unds as we get to higher bits in the number of bits. This complexity is list carry, making this simple scheme

## traction: Propagate and

on the equations to simplify the speed improvements over ripple adder, in Chapter 1, we said combing levels of abstraction. A carry-tion in its implementation.

using this formula, we would see

$$(-b0) + (a0 + b0) \cdot c0$$

and (ai + bi) in the formula above. By called generate (gi) and propagate

nuppese gi is 1. Then

$$+pi \cdot ei = 1$$

That is, the adder *generates* a CarryOut (ci+1) independent of the value of CarryIn (ci). Now suppose that gi is 0 and pi is 1. Then

$$ci+1 = gi + pi \cdot ci = 0 + 1 \cdot ci = ci$$

That is, the adder *propagates* CarryIn to a CarryOut. Putting the two together, CarryIni+1 is a 1 if either gi is 1 or both pi is 1 and CarryIni is 1.

As an analogy, imagine a row of dominoes set on edge. The end domino can be tipped over by pushing one far away provided there are no gaps between the two. Similarly, a carry out can be made true by a generate far away provided all the propagates between them are true.

Relying on the definitions of propagate and generate as our first level of abstraction, we can express the CarryIn signals more economically. Let's show it for 4 bits:

$$c1 = g0 + (p0 \cdot c0)$$

$$c2 = g1 + (p1 \cdot g0) + (p1 \cdot p0 \cdot c0)$$

$$c3 = g2 + (p2 \cdot g1) + (p2 \cdot p1 \cdot g0) + (p2 \cdot p1 \cdot p0 \cdot c0)$$

$$c4 = g3 + (p3 \cdot g2) + (p3 \cdot p2 \cdot g1) + (p3 \cdot p2 \cdot p1 \cdot g0)$$

$$+ (p3 \cdot p2 \cdot p1 \cdot p0 \cdot c0)$$

These equations just represent common sense: CarryIni is a 1 if some earlier adder generates a carry and all intermediary adders propagate a carry. Figure 4.22 uses plumbing to try to explain carry lookahead.

Even this simplified form leads to large equations and, hence, considerable logic even for a 16-bit adder. Let's try moving to two levels of abstraction.


#### **Fast Carry Using the Second Level of Abstraction**

First we consider this 4-bit adder with its carry-lookahead logic as a single building block. If we connect them in ripple carry fashion to form a 16-bit adder, the add will be faster than the original with a little more hardware.

To go faster, we'll need carry lookahead at a higher level. To perform carry lookahead for 4-bit adders, we need propagate and generate signals at this higher level. Here they are for the four 4-bit adder blocks:

$$P0 = p3 \cdot p2 \cdot p1 \cdot p0$$
  
 $P1 = p7 \cdot p6 \cdot p5 \cdot p4$   
 $P2 = p11 \cdot p10 \cdot p9 \cdot p8$   
 $P3 = p15 \cdot p14 \cdot p13 \cdot p12$ 

That is, the "super" propagate signal for the 4-bit abstraction (Pi) is true only if each of the bits in the group will propagate a carry.



**FIGURE 4.22** A plumbing analogy for carry lookahead for 1 bit, 2 bits, and 4 bits using water, pipes, and valves. The wrenches are turned to open and close valves. Water is shown in color. The output of the pipe (ci+1) will be full if either the nearest generate value (gi) is turned on or if the i propagate value (pi) is on and there is water further upstream, either from an earlier generate, or propagate with water behind it. Carryln (c0) can result in a carry out without the help of any generates, but with the help of all propagates.

For the "super" generate signal (Gi), we care only if there is a carry out of the most significant bit of the 4-bit group. This obviously occurs if generate is true for that most significant bit; it also occurs if an earlier generate is true and also true:

$$G0 = g3 + (p3 \cdot g2) + p3$$

$$G1 = g7 + (p7 \cdot g6) + p3$$

$$G2 = g11 + (p11 \cdot g10) + p3$$


$$G3 = g15 + (p15 \cdot g14) + p3$$

Figure 4.23 updates our plui





FIGURE 4.23 A plumbing analogy
P0 is open only if all four propagate
getterate (go) is open and all the prop



corry lookahead for 1 bit, 2 bits, and 4 bits using are translet to open and close valves. Water is shown to full if either the nearest generate value (git is turned on there is a value further upstream, either from an earlier but Carachi (dit eincread) in a sarry out without the all jumpagates.

I (Gi), we care only if there is a carry out of group. This obviously occurs it generate is also occurs it an earlier generate is true and cluding that of the most significant bit, and

$$G0 = g3 + (p3 \cdot g2) + (p3 \cdot p2 \cdot g1) + (p3 \cdot p2 \cdot p1 \cdot g0)$$

$$G1 = g7 + (p7 \cdot g6) + (p7 \cdot p6 \cdot g5) + (p7 \cdot p6 \cdot p5 \cdot g4)$$

$$G2 = g11 + (p11 \cdot g10) + (p11 \cdot p10 \cdot g9) + (p11 \cdot p10 \cdot p9 \cdot g8)$$

$$G3 = g15 + (p15 \cdot g14) + (p15 \cdot p14 \cdot g13) + (p15 \cdot p14 \cdot p13 \cdot g12)$$

Figure 4.23 updates our plumbing analogy to show P0 and G0.




FIGURE 4.23 A plumbing analogy for the next-level carry-lookahead signals P0 and G0. P0 is open only if all four propagates (pi) are open, while water flows in G0 only if at least one generate (gi) is open and all the propagates downstream from that generate are open.




FIGURE 4.24 Four 4-bit ALUs using carry lookahead to form a 16-bit adder. Note that the carries come from the carry-lookahead unit, not from the 4-bit ALUs.

Then the equations at this higher level of abstraction for the carry in for each 4-bit group of the 16-bit adder (C1, C2, C3, C4 in Figure 4.24) are very similar to the carry out equations for each bit of the 4-bit adder (c1, c2, 3, c4) on page 243:

C1 = C2 =

C3 =

C4 =

Figure 4.24 show. Exercises 4.44 thr schemes, different the design of a 64

## **Both Levels**

## Example

Determine the

ā:

D:

Also, what is 0

## Answer

Aligning the b propagate p/ (

> a: b:

0: g::

pil:


where the bits propagates (P3 gates:

123 = 1 - 1

P2 = 1 | 1

P1 = 1 1 1

P0 = 1 0 1



skahaad to form a 16-bit adder. Note that the from the 4 bit ALUs

el of abstraction for the carry in for each (C1, C4 in Figure 4.24) are very similar if the 4-bit adder (c1, c2, 3, c4) on page

$$C1 = G0 + (P0 \cdot c0)$$

$$C2 = G1 + (P1 \cdot G0) + (P1 \cdot P0 \cdot c0)$$

$$C3 = G2 + (P2 \cdot G1) + (P2 \cdot P1 \cdot G0) + (P2 \cdot P1 \cdot P0 \cdot c0)$$

$$C4 = G3 + (P3 \cdot G2) + (P3 \cdot P2 \cdot G1) + (P3 \cdot P2 \cdot P1 \cdot G0)$$

$$+ (P3 \cdot P2 \cdot P1 \cdot P0 \cdot c0)$$

Figure 4.24 shows 4-bit adders connected with such a carry lookahead unit. Exercises 4.44 through 4.48 explore the speed differences between these carry schemes, different notations for multibit propagate and generate signals, and the design of a 64-bit adder.

## **Both Levels of the Propagate and Generate**

## Example

Determine the gi, pi, Pi, and Gi values of these two 16-bit numbers:

8: 0001 1610 0011 0011  $_{\rm two}$  0: 1116 0101 1120 1611  $_{\rm two}$ 

Also, what is CarryOut15 (C4)?

### Answer

Aligning the bits makes it easy to see the values of generate gi ( $ai \cdot bi$ ) and propagate pi (ai + bi):

a: 0001 1010 0011 0011 b: 1110 0101 1110 1011 g/: 0000 0000 0010 0011 p/: 1111 1111 1011

where the bits are numbered 15 to 0 from left to right. Next, the "super" propagates (P3, P2, P1, P0) are simply the AND of the lower-level propagates:

$$P3 = 1 \cdot 1 \cdot 1 \cdot 1 = 1$$

$$P2 = 1 \cdot 1 \cdot 1 \cdot 1 = 1$$

$$P1 = \lfloor \cdot \rfloor \cdot \rfloor \cdot \rfloor = 1$$

$$P0 = 1 \cdot 0 \cdot 1 \cdot 1 \approx 0$$