Skip to content
View ayengec's full-sized avatar
Block or Report

Block or report ayengec

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Bresenham_Line_Algorithm_VGA__BASYS3 Bresenham_Line_Algorithm_VGA__BASYS3 Public

    Bresenham's line algorithm is a line drawing algorithm that determines the points of an n-dimensional raster that should be selected in order to form a close approximation to a straight line betwee…

    SystemVerilog 2

  2. FPGA-Design-with-Systemverilog FPGA-Design-with-Systemverilog Public

    SystemVerilog brings a higher level of abstraction to the Verilog designer. Constructs and commands like Interfaces, new Data types (logic, int), Enumerated types, Arrays, Hardware-specific always …

    SystemVerilog 1 2

  3. python python Public

    Python is an interpreted, object-oriented, high-level programming language with dynamic semantics. Its high-level built in data structures, combined with dynamic typing and dynamic binding, make it…

    Jupyter Notebook

  4. TCL-scripts TCL-scripts Public

    The name Tcl is derived from "Tool Command Language". Tcl is a radically simple open-source interpreted programming language. ModelSim or other FPGA tools incorporate Tcl as an embedded library pac…

    Tcl 1 2

  5. OpenGL_with_Python OpenGL_with_Python Public

    OpenGL (Open Graphics Library) is a cross-language, cross-platform application programming interface (API) for rendering 2D and 3D vector graphics. The API is typically used to interact with a grap…

    Python

  6. STM32F4_Projects STM32F4_Projects Public

    Advanced RISC Machine (ARM) is a processor architecture based on a 32-bit reduced instruction set (RISC) computer. ARM Cortex-M4 processor is developed to address digital signal control markets tha…

    C