

# **Course Number: CSE206**

# **Digital Logic Design Sessional**

Experiment No:	07
Topic:	Flip-Flops and Registers
Group Members	1805061, 1805062,
	1805063, 1805064,
	1805065
Section	B1
Department	CSE
Date of Submission	12.06.2021

#### PROBLEM NO: 1

# **Problem Statement:**

Design and implement a master-slave JK flip-flop using only NAND gates.

### **Truth Table:**

Clock	Inputs		Present	Next State
			State	
	J	K	$Q_n$	$Q_{n+1}$
0	X	X	X	Qn
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

### **Excitation Table:**

Clock	J	K	Q <sub>n+1</sub>	Mode
0	X	X	Qn	No change
1	0	0	Qn	No change
1	0	1	0	Reset
1	1	0	1	Set
1	1	1	Q <sub>n</sub> '	Toggle

### Required Equation in Minimized Form (Using K-Map):

• K-Map for Q<sub>n+1</sub>:


	_ JK	00	01	11	10
Qn	JK	J'K'	J'K	JK	JK'
0	Q <sub>n</sub> '	0	0	1	1
1	Qn	1	0	0	1

$$Q_{n+1} = JQ_n' + Q_nK'$$
 [Combining K-map results]  
=  $JQ_n' + Q_nK'$ 

# **Required Instruments:**

No.	Name of Instruments	Quantity
1.	IC-7400	4
2.	1 bit Input Pin	2
3.	1 bit output Pin	2
4.	Clock pulse	1
5.	Wires	A lot

# **Circuit Diagram:**



# **Observation:**

Master-Slave JK Flip-Flop is introduced to solve the continuous toggling of output in specific cases, and taking one output as current state in input, it solves the problem.

#### **PROBLEM NO: 2**

# **Problem Statement:**

Design and implement a 4-bit universal shift register.


# **Excitation Table:**

		Input					Outpu	t	
Clear	Clock	S <sub>1</sub>	$S_0$	Interna	$A_3$	$A_2$	$A_1$	A <sub>0</sub>	Mode
				l Signal					
0	Х	Х	Х	Х	0	0	0	0	Async
1	Х	0	0	Х	$A_3$	$A_2$	$A_1$	A <sub>0</sub>	Hold
1	1	0	1	A <sub>i-1</sub>	Input	<b>A</b> <sub>3</sub>	<b>A</b> 2	<b>A</b> 1	Shift
					right				Right
1	1	1	0	A <sub>i+1</sub>	$A_2$	A <sub>1</sub>	$A_0$	Input	Shift
								left	Left
1	1	1	1	Ai	I <sub>3</sub>	l <sub>2</sub>	l <sub>1</sub>	I <sub>0</sub>	Parallel
									Load

# **Required Instruments:**

No.	Name of Instruments	Quantity
1.	IC-7474	2
2.	IC-74153	2
3.	1 bit Input Pin	6
4.	2 bit Input Pin	1
5.	1 bit Output Pin	4
6.	Clock Pulse	1
7.	Wires	A lot

#### **Circuit Diagram:**



#### **Observation:**

We need four 4x1-MUXs, four D-flip flops and a clock in order to make a 4-bit universal shift register. We can build an n-bit universal shift register using the same configuration. For n-bit shift register, we will need, n 4x1-MUXs and n D-flip flops and a clock.

In n-bit shift register, the 0<sup>th</sup> input of MUX<sub>i</sub> will be A<sub>i</sub>. The 1<sup>st</sup> input of MUX<sub>i</sub> will be A<sub>i+1</sub> and the input right shift will be connected with 1<sup>st</sup> input (n-1)<sup>th</sup> MUX. The 2<sup>nd</sup> input of MUX<sub>i</sub> will be A<sub>i-1</sub> and the input left shift will be connected with 2<sup>nd</sup> input of 0<sup>th</sup> MUX. I<sub>i</sub> input will be connected with 3<sup>rd</sup> input of MUX<sub>i</sub>. The output of MUX<sub>i</sub> will be input of D<sub>i</sub>. The i<sup>th</sup> output of register A<sub>i</sub> will be output Q<sub>i</sub> of i<sup>th</sup> D-flipflop.