


# HiFi 5 Neural Network Library

**Programmer's Guide** 

For HiFi DSPs





© 2020 Cadence Design Systems, Inc. All rights reserved worldwide

This publication is provided "AS IS." Cadence Design Systems, Inc. (hereafter "Cadence") does not make any warranty of any kind, either expressed or implied, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Information in this document is provided solely to enable system and software developers to use our processors. Unless specifically set forth herein, there are no express or implied patent, copyright or any other intellectual property rights or licenses granted hereunder to design or fabricate Cadence integrated circuits or integrated circuits based on the information in this document. Cadence does not warrant that the contents of this publication, whether individually or as one or more groups, meets your requirements or that the publication is error-free. This publication could include technical inaccuracies or typographical errors. Changes may be made to the information herein, and these changes may be incorporated in new editions of this publication.

© 2019 Cadence, the Cadence logo, Allegro, Assura, Broadband Spice, CDNLIVE!, Celtic, Chipestimate.com, Conformal, Connections, Denali, Diva, Dracula, Encounter, Flashpoint, FLIX, First Encounter, Incisive, Incyte, InstallScape, NanoRoute, NC-Verilog, OrCAD, OSKit, Palladium, PowerForward, PowerSI, PSpice, Purespec, Puresuite, Quickcycles, SignalStorm, Sigrity, SKILL, SoC Encounter, SourceLink, Spectre, Specman, Specman-Elite, SpeedBridge, Stars & Strikes, Tensilica, TripleCheck, TurboXim, Vectra, Virtuoso, VoltageStorm, Xcelium, Xplorer, Xtensa, and Xtreme are either trademarks or registered trademarks of Cadence Design Systems, Inc. in the United States and/or other jurisdictions.

OSCI, SystemC, Open SystemC, Open SystemC Initiative, and SystemC Initiative are registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission. All other trademarks are the property of their respective holders.



Version 1.4 January 2021

# **Contents**

1.	Introd	duction to the HiFi 5 NN Library	1
	1.1 O	rganization of the HiFi 5 NN Library Package	1
	1.1.1	Document Overview	2
	1.2 H	iFi 5 NN Library Specification	
	1.2.1	Low Level Kernels	
	1.2.2	Layers	
	1.2.3	Support for TensorFlow Lite Micro Operators	
2.		eric HiFi NN Layer API	
		•	
		hape	
		emory Management	
	2.2.1	API Handle / Persistent Memory	
	2.2.2	Scratch Memory	
	2.2.3	Weights and Biases Memory	
	2.2.4	Input Buffer	
	2.2.5	Output Buffer	
	2.3 G	eneric API Errors	
	2.3.1	Common API Errors	8
	2.4 C	Language API	9
	2.4.1	Startup Functions	. 10
	2.4.2	Query Functions	. 11
	2.4.3	Initialization Functions	
	2.4.4	Execution Functions	11
3.	HiFi (	5 NN Library – Low-Level Kernels	. 12
	3.1 M	atrix X Vector Multiplication Kernels	. 12
	3.1.1	Matrix X Vector Kernels	
	3.1.2	Fused (Activation) Matrix X Vector Kernels	
	3.1.3	Matrix X Vector Batch Kernels	
	3.1.4	Matrix Multiplication Kernels	
	3.1.5	Matrix X Vector Kernels with Output Stride	25
	3.2 C	onvolution Kernels	
	3.2.1	Standard 2D Convolution Kernel	. 27
	3.2.2		
	3.2.3	Depthwise Separable 2D Convolution Kernel	36
	3.2.3.1	Depthwise 2D Convolution Kernel	
	3.2.3.2	•	
	3.3 A	ctivation Kernels	46
	3.3.1	Sigmoid	
		Tanh	48

3.3.3 Red	ctifier Linear Unit (ReLU)	50
3.3.4 Soft	tmax	53
3.3.5 Acti	ivation Min Max	54
	d Swish	
3.3.7 Par	ametric ReLU (PReLU)	57
3.4 Poolin	ng Kernels	59
3.4.1 Ave	erage Pool Kernel	59
3.4.2 Max	x Pool Kernel	62
3.5 Fully o	connected Layer	66
3.5.1 Full	ly Connected Kernel	66
3.6 Basic	Operations and Miscellaneous Kernels	69
3.6.1 Inte	erpolation Kernel	69
3.6.2 Dot	Product Kernels	70
3.6.3 Elei	mentwise Quantize Kernel	71
3.6.4 Bas	sic Kernels	73
3.6.5 Elei	mentwise Comparison Kernels	75
1. HiFi 5 NN	I Library – Layers	78
	Layer	
4.1.1 GR	U Layer Specification	78
	or Codes Specific to GRU	
	Functions Specific to GRU	
4.1.3.1 C	Query Functions	80
4.1.3.2 Ir	nitialization Stage	82
4.1.3.3 E	Execution Stage	83
4.1.4 Stru	uctures Specific to GRU	86
4.1.5 Enu	ıms Specific to GRU	87
4.2 LSTM	Layer	89
4.2.1 LST	FM Layer Specification	89
4.2.2 Erro	or Codes Specific to LSTM	89
4.2.3 API	Functions Specific to LSTM	91
4.2.3.1	Query Functions	91
4.2.3.2 Ir	nitialization Stage	93
4.2.3.3 E	xecution Stage	94
4.2.4 Stru	uctures Specific to LSTM	98
4.2.5 Enu	ıms Specific to LSTM	99
4.3 CNN I	Layer	. 101
4.3.1 CNI	N Layer Specification	. 101
4.3.2 Erro	or Codes Specific to CNN	. 101
4.3.3 API	Functions Specific to CNN	. 102
4.3.3.1 C	Query Functions	. 102
4.3.3.2 Ir	nitialization Stage	. 105
	xecution Stage	
4.3.4 Stru	uctures Specific to CNN	. 110
4.3.5 Enu	ums Specific to CNN	. 111

5.	Inti	roduction to the Example Testbench	113
	5.1	Making the Library	113
	5.2	Making the Executable	113
	5.3	Sample Testbench for Matrix X Vector Multiplication Kernels	114
	5.3.1	Usage	114
	5.4	Sample Testbench for Convolution Kernels	115
	5.4.1	Usage	115
	5.5	Sample Testbench for Activation Kernels	118
	5.5.1	Usage	118
	5.6	Sample Testbench for Pooling Kernels	119
	5.6.1	Usage	119
	5.7	Sample Testbench for Basic Operations Kernels	121
	5.7.1	Usage	121
	5.8	Sample Testbench for GRU Layer	122
	5.8.1	Usage	122
	5.9	Sample Testbench for LSTM Layer	123
	5.9.1	Usage	123
	5.10	Sample Testbench for CNN Layer	124
	5.10.	1 Usage	124
	5.11	Sample Testbenches for Neural Network Examples	127
	5.11.	1 Usage	128
მ.	Re	ferences	129

# **Figures**

Figure 2-1 HiFi NN Layer Interfaces	. 5
Figure 2-2 Matrix and Cube (SHAPE_CUBE_DWH_T) Shape Representation	. 6
Figure 2-3 NN Layer Flow Overview	. 9

# **Tables**

Table 2-1 Library Identification Functions	10
Table 4-1 GRU Get Persistent Size Function	80
Table 4-2 GRU Get Scratch Size Function	81
Table 4-3 GRU Init Function	82
Table 4-4 GRU Execution Function	83
Table 4-5 GRU Set Parameter Function Details	
Table 4-6 GRU Get Parameter Function Details	85
Table 4-7 GRU Config Structure xa_nnlib_gru_init_config_t	86
Table 4-8 xa_nnlib_gru_weights_t Parameter Type	86
Table 4-9 xa_nnlib_gru_biases_t Parameter Type	87
Table 4-10 Enum xa_nnlib_gru_precision_t	87
Table 4-11 GRU Specific Parameters	88
Table 4-12 LSTM Get Persistent Size Function	91
Table 4-13 LSTM Get Scratch Size Function	92
Table 4-14 LSTM Init Function	
Table 4-15 LSTM Execution Function	
Table 4-16 LSTM Set Parameter Function Details	96
Table 4-17 LSTM Get Parameter Function Details	97
Table 4-18 LSTM Config Structure xa_nnlib_lstm_init_config_t	
Table 4-19 xa_nnlib_lstm_weights_t Parameter Type	98
Table 4-20 xa_nnlib_lstm_biases_t Parameter Type	99
Table 4-21 Enum xa_nnlib_lstm_precision_t	99
Table 4-22 LSTM Specific Parameters1	100
Table 4-23 CNN Get Persistent Size Function	102
Table 4-24 CNN Get Scratch Size Function	
Table 4-25 CNN Init Function	105



Table 4-26	CNN Execution Function	107
Table 4-27	CNN Set Parameter Function Details	108
Table 4-28	CNN Get Parameter Function Details	109
Table 4-29	CNN Config Structure xa_nnlib_cnn_init_config_t	110
Table 4-30	Enum xa_nnlib_cnn_precision_t	111
Table 4-31	Enum xa_nnlib_cnn_algo_t	111
Table 4-32	CNN Specific Parameters	112

# **Document Change History**

Version	Changes	
1.0	Initial version	
1.1	Added quantized 8 bit variants for depthwise convolution, fully connected and softmax	
1.2 Added quantized 8 bit kernels for SVDF support and for standard convolutions average pooling, and quantization.		
1.3	Added quantized 8 bit kernels (asymmetric int8) for pointwise convolution, max pooling, elementwise addtion and multiplication.	
1.4	Added description of 8 bit kernels (asymmetric int8) for elementwise compare operations, elementwise subtraction, maximum, minimum, tanh, prelu and hardswish.	

# 1.Introduction to the HiFi 5 NN Library

The HiFi 5 Neural Network (NN) Library is a HiFi-optimized implementation of various NN layers and low level NN kernels. The library is designed with speech and audio neural network domain focus. The low level NN kernels are HiFi-optimized building blocks for NN layer implementation with a generic and simple interface. The NN layers are built using low level kernels and accept input in the form of 'shapes' (up to four dimensions) and produce the output, also in the form of shapes. The layers use the weights or coefficients and biases stored 'externally' for their operation. The shape of the input, output, weights and biases are as per the layer's design.

This guide refers to the HiFi 5 NN Library as HiFi NN Library, NN layers simply as layers and low level NN kernels as low-level kernels. The current version of the library implements GRU, LSTM (forward path), and CNN layers. It also implements matrix vector multiply, activation, pooling, and convolution functions as low-level kernels.

Note

This version of the library supports HiFi 5 DSPs with the NN Extension enabled. The SP-VFPU (Single Precision Vector Floating Point Unit) is optional. The library can be compiled for HiFi 5 DSPs with or without the SP-VFPU enabled.

## 1.1 Organization of the HiFi 5 NN Library Package

The HiFi NN Library package includes the HiFi NN library containing all layers and low-level kernels implementations, and a set of sample test applications (for layers and low-level kernels).

The HiFi NN library implements a set of NN layers. The application can instantiate these layers and connect inputs and outputs across the layers to form a Neural Network system.

The HiFi NN library also provides a set of low level NN kernels. The application can use these kernels to implement or optimize performance of other NN layers.

The sample test applications implement a file-based application to test an instance of a layer or low level NN kernels for the given specification using pre-generated input, weight or coefficients and bias shapes stored in files in raw binary format.

<sup>2</sup> Refer to Section 2.2.3 Weights and Biases Memory

<sup>&</sup>lt;sup>1</sup> Refer to Section 2.1 Shape

### 1.1.1 Document Overview

This document covers all the information required to integrate the HiFi NN Library into a Neural Network system. All the layers implement "HiFi NN layer APIs", which is generic and explained in Section 2. The low level NN kernels are explained in Section 3. The APIs for each layer are described in Section 3.6.2. Section 5 provides details about available sample testbenches. References are listed in Section 6.

## 1.2 HiFi 5 NN Library Specification

The current version of the HiFi NN Library provides the following HiFi-optimized low-level kernels and layer implementations.

### 1.2.1 Low Level Kernels

- Matrix-vector multiplication kernels
- Convolution kernels
- Activation kernels
- Pooling kernels
- Basic operations kernels

These kernels support fixed point 8 bit, 16 bit, and single precision floating point data types for weights or coefficients, biases, input, and output. Refer to Section 3 for details.

Additionally, 8-bit and 16-bit quantized datatypes as defined in TensorFlow (TF), TensorFlow Lite for Microcontrolllers (TFLM) are also supported for select kernels [3]. These datatypes use 8-bit/16-bit quantized values (asym8u – asymmetric 8-bit unsigned, asym8s – asymmetric 8-bit signed, sym8s – symmetric 8-bit signed) for weights or coefficients, input, and output. Biases are 32-bit quantized values.

8-bit quantized types are either unsigned (0, 255) or signed (-128, 127) 8-bit integer with 3 additional parameters.

Three numbers are associated with a quantized 8-bit value that can be used to convert the 8-bit integer to the real value and vice versa. These numbers are:

- Shift: an integer value indicating the amount of shift. If the value is positive, it is left shift and if negative, it is right shift
- Multiplier: a 32 bit (Q31) fixed point value greater than zero.
- Zero point: a 32 bit integer, in range [0, 255] for unsigned type, in range [-128, 127] for signed type.

The formula is:

```
real_value = (quantized_value - zero_point) * 2^(shift) * multiplier
```

The 'sym8s' type is symmetrical around 0, this means that quantized values are between -127 to 127 and zero point is 0, so all the calculation required due to zero point is avoided.



To match the asym8u/asym8s/sym8s APIs with Tensorflow, we define zero point as zero\_bias in the NN library APIs. The zero\_bias is an integer value having range asym8u - [0, 255], asym8s – [-128, 127] (or asym8u - [-255, 0], asym8s – [-127, 128] in case of the reverse operation depending on the corresponding Tensorflow kernel).

In addition to the quantized 8-bit datatypes, a similar 16-bit quantized datatype (asym16s) is used for few kernels. The zero\_bias for asym16s datatype is an integer value having range – [-32768, 32767].

## 1.2.2 Layers

- GRU layer (8x16, 16x16 precision)
- LSTM (forward path) layer (8x16, 16x16 precision)
- CNN layer (8x8, 8x16, 16x16, and float32xfloat32 precision)

**Note:** MxN precision above denotes (weights or coefficients) x (input, output, bias) precision. Refer to Section 3.6.2 for details.

## 1.2.3 Support for TensorFlow Lite Micro Operators

The HiFi 5 NN Library low level kernels can be used to implement the following operators of TensorFlow Lite Micro:

No	Onevetor	Float22 Detature Support	Uint8 (asymmetric quantized uint8)	Int8 (quantized int8) Datatype Support
No. 1	Operator FULLY_CONNECTED	Float32 Datatype Support	Datatype Support Yes	Yes
2	MAX POOL 2D	Yes	163	Yes
3	SOFTMAX	163	Yes	Yes
4	LOGISTIC	Yes	163	Yes
5	SVDF			Yes
6	CONV 2D	Yes	Yes	Yes
7	DEPTHWISE_CONV_2D	Yes	Yes	Yes
8	AVERAGE_POOL_2D	Yes	Yes	Yes
9	FLOOR	Yes		
10	RELU	Yes	Yes	Yes
11	RELU6	Yes	Yes	Yes
12	ADD			Yes
13	MUL			Yes
14	QUANTIZE			Yes
15	EQUAL			Yes
16	GREATER			Yes
17	GREATEREQUAL			Yes
18	HARDSWISH			Yes



19	LESS	Yes
20	LESSEQUAL	Yes
21	MAXIMUM	Yes
22	MINIMUM	Yes
23	NOTEQUAL	Yes
24	PRELU	Yes
25	SUB	Yes
26	TANH	Yes



# 2. Generic HiFi NN Layer API

**Note** This section explains an API standard that is evolving. The APIs may undergo some changes in future versions.

This section describes the API that is common to all the HiFi NN layers. The API facilitates any layer instance that works in the overall method shown in Figure 2-1.




Figure 2-1 HiFi NN Layer Interfaces

All the buffers, input, output, weights and biases are described as shapes. Section 2.1 explains the shape structure.

Section 2.2 discusses all the types of runtime memory required by the layer instances. There is no state information held in static memory, therefore a single thread can perform time division processing of multiple layer instances. Additionally, multiple threads can perform concurrent layer instance processing.

The output from one instance can be fed as input to the next instance if the precision and the dimension matches.

The data types, structures, and error codes explained in this section are declared/defined in  $xa\_nnlib\_standard.h$ . By default, the API header file of each layer will include this header file. The application need not include this file.

## 2.1 Shape

The shapes are used to describe any buffer used in the NN library. The structure xa\_nnlib\_shape\_t is defined in xa\_nnlib\_standard.h. The shape can be vector, matrix, or cube.

- Vector is a one-dimensional shape specified by length.
- Matrix is a two-dimensional shape specified by rows, columns, and row\_offset. This assumes that the elements in a row are stored at consecutive addresses in memory.



- Cube is a three-dimensional shape specified by height, width, depth, height\_offset, width\_offset, and depth offset. Cube supports the following shape types:
  - SHAPE\_CUBE\_DWH\_T

This assumes that elements are stored in depth, width, and height order; that is, elements with the same height and width indices are stored consecutively.

SHAPE\_CUBE\_WHD\_T

This assumes that elements are stored in width, height, and depth order; that is, elements with the same height and depth are stored consecutively.

Figure 2-2 shows the dimension variables of matrix and cube shapes.




Figure 2-2 Matrix and Cube (SHAPE\_CUBE\_DWH\_T) Shape Representation



## 2.2 Memory Management

The HiFi NN layer API supports a flexible memory scheme and a simple interface that eases the integration into the final application. The API allows the layers to request the required memory for their operations during runtime.

The runtime memory requirement consists primarily of the scratch and persistent memory. The components also require an input buffer and output buffer for the passing of data into and out of the layer.

## 2.2.1 API Handle / Persistent Memory

The layer API stores persistent state information in a structure that is referenced via an opaque handle. The handle is passed by the application for each API call. This object contains all state and history information that is maintained from one-layer frame invocation to the next within the same thread or instance. The layers expect that the contents of the persistent memory be unchanged by the system apart from the layer itself for the complete lifetime of the layer.

## 2.2.2 Scratch Memory

This is the temporary buffer used by the layer during a single frame processing call. The contents of this memory region should not be changed if the actual layer execution process is active; that is, if the thread running the layer is inside any API call. This region can be used freely by the system between successive calls to the layer.

## 2.2.3 Weights and Biases Memory

The weights or coefficients and biases should be managed by the application, and memory should not be requested by the API. If the design requires DMA access from or to the internal memory for better performance, a ping-pong or circular buffer is allocated as part of the scratch into which the weights, biases, input, and output are copied using DMA. If required, these memories can also be persistent.

## 2.2.4 Input Buffer

This is the buffer from which the layer reads the input. This buffer must be made available for the layer before its execution call. The input buffer should have an associated shape information to describe the input data format. The input buffer pointer can be changed by the application between calls to the layer, but shape information cannot be changed. This allows the layer to read directly from the output of another layer.

## 2.2.5 Output Buffer

This is the buffer to which the layer writes the output. This buffer must be made available for the layer before its execution call. The output buffer should have an associated shape information to which the layer can describe the output data format. The output buffer pointer can be changed by the application between calls to the layer. This allows the layer to write directly to the input of another layer.



## 2.3 Generic API Errors

Layer API functions return an error code of type Int32, which is of type signed int. The format of the error codes is defined in the following table.

31	30 - 27	26-12	11 - 7	6 - 0
Fatal	Class	Reserved	Component	Sub code

The errors that can be returned from the API are subdivided into those that are fatal, which require resetting the layer; and those that are nonfatal and are provided for information to the application.

The class of an error can be API, Config, or Execution. The API category errors are concerned with the incorrect use of the API. The Config errors are produced when the layer parameters are incorrect or outside the supported usage. The Execution errors are returned after a call to the main process and indicate situations that have arisen due to the input data.

### 2.3.1 Common API Errors

The following errors are fatal and should not be encountered during normal application operation. They signal that a serious error has occurred in the application that is calling the layer.

- XA\_NNLIB\_FATAL\_MEM\_ALLOC
   At least one of the pointers passed into the API function is NULL.
- XA\_NNLIB\_FATAL\_MEM\_ALIGN
   At least one of the pointers passed into the API function is not properly aligned.
- XA\_NNLIB\_FATAL\_INVALID\_SHAPE
   At least one of the shapes passed to the API function is invalid.

# 2.4 C Language API

An overview of the NN layer flow is shown in Figure 2-3. The NN layer API consists of query, initialization, and execution functions.




Figure 2-3 NN Layer Flow Overview



# 2.4.1 Startup Functions

The API startup functions shown in Table 2-1 get the various identification strings from the component library. They are for information only and their usage is optional. These functions do not take any input arguments and return  $const\ char\ *$ .

Table 2-1 Library Identification Functions

Function	Description
xa_nnlib_get_lib_name_string	Get the name of the library.
xa_nnlib_get_lib_version_string	Get the version of the library.
xa_nnlib_get_lib_api_version_string	Get the version of the API.

### **Example**

```
const char *name = xa_nnlib_get_lib_name_string();
const char *ver = xa_nnlib_get_lib_version_string();
const char *aver = xa_nnlib_get_lib_api_version_string();
```

#### **Errors**

None



# 2.4.2 Query Functions

The query functions are used in the startup and the memory allocation stages to obtain information about the memory requirements of the library.

Following is the naming convention for query functions:

```
xa_nnlib_<layer>_get_{persistent | scratch}_<placement>
```

Where:

<layer> indicates the module name (such as gru).

<placement> specifies fast or slow.

### 2.4.3 Initialization Functions

The initialization functions are used to reset the layer to its initial state. Because the layers are fully reentrant, the application can initialize the layer multiple times.

Following is the naming convention for initialization functions:

### 2.4.4 Execution Functions

The execution functions are used to generate the output shape by processing one input shape.

Following is the naming convention for execution functions:

```
xa_nnlib_<layer>_process
```



# 3. HiFi 5 NN Library - Low-Level Kernels

This section explains the low-level kernels provided in the NN library. All the low-level kernels have a generic, simple interface.

The NN library is a single archive containing all low-level kernels and layers implementations. The following sections explain each low-level kernel in detail.

## 3.1 Matrix X Vector Multiplication Kernels

### 3.1.1 Matrix X Vector Kernels

### **Description**

These kernels perform the dual matXvec operation with bias addition; that is, z = mat1\*vec1 + mat2\*vec2 + bias. The column dimension of mat1 must match the row dimension of vec1 and similarly for mat2, vec2. Bias and resulting output vector z have as many rows as mat1 and mat2.

bias\_shift and acc\_shift arguments are provided in the kernel API to adjust Q format of bias and output, respectively. Both bias\_shift and acc\_shift can be either positive or negative, where positive value denotes a left shift and negative value denotes a right shift.

bias\_shift is the shift in number of bits applied to the bias to make it in the same Q format as matXvec multiplication – accumulation result. acc\_shift is the shift in number of bits applied to the accumulator to obtain the output in desired Q format.

Note, acc\_shift and bias\_shift arguments are not relevant in case of floating-point kernels and quantized 8-bit kernels.

row\_stride1 and row\_stride2 arguments are provided in kernel API for row offsets of mat1 and mat2, respectively. Note, input matrices are expected to be appropriately padded in case of row\_stride > cols.

For conversion from higher precision accumulator to lower precision output, symmetric rounding is used.

The arguments, mat1\_zero\_bias, mat2\_zero\_bias, vec1\_zero\_bias, vec2\_zero\_bias, are provided to convert the quantized 8-bit inputs into their real values and perform matXvec operation. The out\_zero\_bias, out\_multiplier and out\_shift values are used to quantize real values of output back to 8-bit.

Function variants available are xa\_nn\_matXvec\_[p]x[q]\_[r], where:

- [p]: Matrix precision in bits
- [q]: Vector precision in bits



[r]: Output precision in bits

#### **Precision**

There are twelve variants available:

Туре	Description
16x16_16	16-bit matrix inputs, 16-bit vector inputs, 16-bit output
16x16_32	16-bit matrix inputs, 16-bit vector inputs, 32-bit output
16x16_64	16-bit matrix inputs, 16-bit vector inputs, 64-bit output
8x16_16	8-bit matrix inputs, 16-bit vector inputs, 16-bit output
8x16_32	8-bit matrix inputs, 16-bit vector inputs, 32-bit output
8x16_64	8-bit matrix inputs, 16-bit vector inputs, 64-bit output
8x8_8	8-bit matrix inputs, 8-bit vector inputs, 8-bit output
8x8_16	8-bit matrix inputs, 8-bit vector inputs, 16-bit output
8x8_32	8-bit matrix inputs, 8-bit vector inputs, 32-bit output
f32xf32_f32	float32 matrix inputs, float32 vector inputs, float32 output
asym8uxasym8u_asym8u	asym8u matrix inputs, asym8u vector inputs, asym8u output
sym8sxasym8s_asym8s	sym8s matrix inputs, asym8s vector inputs, asym8s output

### **Algorithm**

$$z_n = 2^{acc\text{-}shift} \left( \sum_{m=0}^{cols1-1} mat1_{n,m} \cdot vec1_m + \sum_{m=0}^{cols2-1} mat2_{n,m} \cdot vec2_m + 2^{bias\text{-}shift}bias_n \right)$$

For floating-point and quantized 8-bit routines, acc\_shift=0 and bias\_shift=0.

Thus,  $2^{acc-shift} = 2^{bias-shift} = 1$ 

### **Prototype**

```
WORD32 xa_nn_matXvec_16x16_16
(WORD16 * p_out, WORD16 * p_mat1, WORD16 * p_mat2,
WORD16 * p_vec1, WORD16 * p_vec2, WORD16 * p_bias,
WORD12 rows
WORD32 rows,
                            WORD32 cols1,
                                                          WORD32 cols2,
WORD32 row_stride1, WORD32 row_stride2, WORD32 acc_shift, WORD32 bias_shift);
WORD32 xa_nn_matXvec_16x16_32
WORD32 row_stride1, WORD32 row_stride2, WORD32 acc_shift, WORD32 bias_shift);
WORD32 xa_nn_matXvec_16x16_64
(WORD64 * p_out, WORD16 * p_mat1, WORD16 * p_mat2,
WORD16 * p_vec1, WORD16 * p_vec2, WORD16 * p_bias,
WORD32 rows, WORD32 cols1, WORD32 cols2,
WORD32 row_stride1, WORD32 row_stride2,
WORD32 acc_shift, WORD32 bias_shift);
WORD32 xa_nn_matXvec_8x16_16
(WORD16 * p_out,
                            WORD8 * p_mat1,
                                                          WORD8 * p_mat2,
```



```
WORD16 * p_vec1, WORD16 * p_vec2, WORD32 rows, WORD32 cols1,
                                                          WORD16 * p_bias,
                                                          WORD32 cols2,
                         WORD32 row_stride2,
WORD32 bias_shift);
WORD32 row_stride1,
WORD32 acc_shift,
WORD32 xa_nn_matXvec_8x16_32
(WORD32 * p_out, WORD8 * p_mat1,
                                                       WORD8 * p_mat2,
WORD16 * p_vec1, WORD16 * p_vec2, WORD32 rows, WORD32 cols1,
                                                      WORD16 * p_bias,
                                                         WORD32 cols2,
WORD32 row_stride1, WORD32 row_stride2,
WORD32 acc_shift, WORD32 bias_shift);
WORD32 xa_nn_matXvec_8x16_64
(WORD64 * p_out, WORD8 * p_mat1,
                                                        WORD8 * p_mat2,
WORD16 * p_vec1, WORD16 * p_vec2, WORD32 rows, WORD32 cols1, WORD32 row_stride1, WORD32 row_stride2, WORD32 acc_shift, WORD32 bias_shift);
                                                         WORD16 * p bias,
                                                      WORD32 cols2,
WORD32 xa_nn_matXvec_8x8_8
(WORD8 * p_out, WORD8 * p_mat1,
WORD8 * p_vec1, WORD8 * p_vec2,
WORD32 rows, WORD32 cols1,
WORD32 row_stride1, WORD32 row_stride2,
WORD32 acc_shift, WORD32 bias_shift);
                                                       WORD8 * p_mat2,
                                                      WORD8 * p_bias,
                                                       WORD32 cols2,
WORD32 xa_nn_matXvec_8x8_16
(WORD16 * p_out, WORD8 * p_mat1,
                                                       WORD8 * p_mat2,
WORD8 * p_vec1,
                           WORD8 * p_vec2,
                                                        WORD8 * p_bias,
WORD32 rows,
                           WORD32 cols1,
                                                        WORD32 cols2,
WORD32 row_stride1, WORD32 row_stride2,
WORD32 acc_shift, WORD32 bias_shift);
WORD32 xa_nn_matXvec_8x8_32
(WORD32 * p_out, WORD8 * p_mat1,
                                                       WORD8 * p_mat2,
WORD8 * p_vec1,
                           WORD8 * p_vec2,
                                                         WORD8 * p_bias,
WORD32 rows,
                            WORD32 cols1,
                                                         WORD32 cols2,
WORD32 row_stride1, WORD32 row_stride2, WORD32 acc_shift, WORD32 bias_shift);
WORD32 xa_nn_matXvec_f32xf32_f32
(FLOAT32 * p_out, const FLOAT32 * p_mat1, const FLOAT32 * p_mat2,
const FLOAT32 * p_vec1, const FLOAT32 * p_vec2, const FLOAT32 * p_bias,
WORD32 rows, WORD32 cols1, WORD32 row_stride1, WORD32 row_stride2);
                                                         WORD32 cols2,
WORD32 xa nn matXvec asym8uxasym8u asym8u
(UWORD8 * p_out, const UWORD8 * p_mat1, const UWORD8 * p_mat2,
const UWORD8 * p_vec1, const UWORD8 * p_vec2, const WORD32 * p_bias,
WORD32 rows, WORD32 cols1, WORD32 cols2, WORD32 row_stride1, WORD32 row_stride2, WORD32 mat1_zero_bias, WORD32 wec1_zero_bias, WORD32 vec2_zero_bias,
WORD32 out_multiplier, WORD32 out_shift, WORD32 out_zero_bias);
WORD32 xa_nn_matXvec_sym8sxasym8s_asym8s
(WORD8 * p_out, const WORD8 * p_mat1, const WORD8 * p_mat2,
const WORD8 * p_vec1, const WORD8 * p_vec2, const WORD32 * p_bias,
WORD32 rows, WORD32 cols1, WORD32 cols2, WORD32 row_stride1, WORD32 row_stride2, WORD32 vec1_zero_bias,
WORD32 vec2 zero bias, WORD32 out multiplier, WORD32 out_shift,
WORD32 out zero bias);
```



## **Arguments**

Туре	Name	Size	Description
Input			
WORD16 *, WORD8 *, const FLOAT32 * const UWORD8 *,	p_mat1	rows*cols1	Input matrix 1, fixed, floating point, asym8u or sym8s
const WORD8 *			
WORD16 *, WORD8 *, const FLOAT32 * const UWORD8 *, const WORD8 *	p_mat2	rows*cols2	Input matrix 2, fixed, floating point, asym8u or sym8s
WORD16 *, WORD8 *, const FLOAT32 * const UWORD8 *, const WORD8 *	p_vec1	cols1*1	Input vector 1, fixed, floating point, asym8u or asym8s
WORD16 *, WORD8 *, const FLOAT32 * const UWORD8 *, const WORD8 *	p_vec2	cols2*1	Input vector 2, fixed, floating point, asym8u or asym8s
WORD16 *, WORD8 *, const WORD32 *, const FLOAT32 *	p_bias	rows*1	Bias vector, fixed or floating point
WORD32	rows		Number of rows in matrix 1, 2 and bias
WORD32	cols1		Number of columns in matrix 1 and rows in vector 1
WORD32	cols2		Number of columns in matrix 2 and rows in vector 2
WORD32	row_stride1		Row offset of matrix 1
WORD32	row_stride2		Row offset of matrix 2
WORD32	acc_shift		Shift applied to accumulator
WORD32	bias_shift		Shift applied to bias
WORD32	mat1_zero_bias		Zero offset of matrix 1
WORD32	mat2_zero_bias		Zero offset of matrix 2
WORD32	vec1_zero_bias		Zero offset of vector 1
WORD32	vec2_zero_bias		Zero offset of vector 2
WORD32	out_multiplier		Multiplier value of output
WORD32	out_shift		Shift value of output
WORD32	out_zero_bias		Zero offset of output
Output			



Туре	Name	Size	Description
WORD8 *, UWORD8 *, WORD16 *, WORD32 *, WORD64 *, FLOAT32 *	p_out	rows*1	Output, fixed, floating point, asym8u or asym8s.

#### Returns

- 0: no error
- -1: error, invalid parameters

#### Restrictions

Arguments	Restrictions	
row_stride1, row_stride2,	row_stride1 >= cols1	
cols1, cols2	row_stride2 >= cols2	
p_mat1, p_mat2, p_vec1,	Aligned on <size element="" of="" one=""> boundary</size>	
p_vec2, p_bias, p_out	Should not overlap	
p_mat1, p_vec1, p_out	Cannot be NULL	
acc_shift, bias_shift,	{-31,, 31}	
out_shift		
mat1_zero_bias,	{-255, 0} for asym8u,	
mat2_zero_bias,	{-127, 128} for asym8s	
vec1_zero_bias,	, , , , , , , , , , , , , , , , , , , ,	
vec2_zero_bias		
out_multiplier	Greater than 0	
out_zero_bias	{0,,255} if out type is asym8u,	
	{-128,127} if out type is asym8s	

## 3.1.2 Fused (Activation) Matrix X Vector Kernels

### **Description**

These kernels perform the fused dual matXvec operation with an activation function i.e. z = activation (mat1\*vec1 + mat2\*vec2 + bias). The column dimension of mat1 must match the row dimension of vec1 and similarly for mat2, vec2. Bias and resulting output vector z have as many rows as mat1 and mat2.

Intermediate output of (mat1\*vec1 + mat2\*vec2 + bias) is stored in temporary memory provided by the p\_scratch argument to kernel API. Activation function is applied on this intermediate output to get final output. Note, for fixed point kernels, the activation function always takes input in Q6.25 format.

bias\_shift and acc\_shift arguments are provided in kernel API to adjust Q format of bias and intermediate output respectively. Both bias\_shift and acc\_shift can be either positive or negative, where positive value denotes a left shift and negative value denotes a right shift.

bias\_shift is the shift in number of bits applied to the bias to make it in the same Q format as matXvec multiplication – accumulation result. acc\_shift is the shift in number of bits applied to the accumulator to obtain the intermediate output in Q6.25 format.



**Note:** acc\_shift and bias\_shift are not relevant in case of floating point kernels.

row\_stride1 and row\_stride2 arguments are provided in kernel API for row offsets of mat1 and mat2 respectively. Note, input matrices are expected to be appropriately padded in case of row\_stride > cols.

For conversion from higher precision accumulator to lower precision output, symmetric rounding is used.

Function variants available are  $xa_nn_matXvec_[p]x[q]_[r]_<activation>$ , where:

- [p]: Matrix precision in bits
- [q]: Vector precision in bits
- [r]: Output precision in bits
- <activation>: activation tag 'tanh' or 'sigmoid'

#### **Precision**

There are eight variants available:

Туре	Description
16x16_16_tanh	16-bit matrix inputs, 16-bit vector inputs, 16-bit output with tanh activation function
16x16_16_sigmoid	16-bit matrix inputs, 16-bit vector inputs, 16-bit output with sigmoid activation function
8x16_16_tanh	8-bit matrix inputs, 16-bit vector inputs, 16-bit output with tanh activation function
8x16_16_sigmoid	8-bit matrix inputs, 16-bit vector inputs, 16-bit output with sigmoid activation function
8x8_8_tanh	8-bit matrix inputs, 8-bit vector inputs, 8-bit output with tanh activation
8x8_8_sigmoid	8-bit matrix inputs, 8-bit vector inputs, 8-bit output with sigmoid activation
f32xf32_f32_tanh	float32 matrix inputs, float32 vector inputs, float32 output with tanh activation
f32xf32_f32_sigmoid	float32 matrix inputs, float32 vector inputs, float32 output with sigmoid activation

### **Algorithm**

$$\begin{split} z_n &= activation \left( 2^{acc\text{-}shift} \left( \sum_{m=0}^{cols1-1} mat1_{n,m} \cdot vec1_m \right. + \left. \sum_{m=0}^{cols2-1} mat2_{n,m} \cdot vec2_m \right. \\ &\left. + 2^{bias\text{-}shift} bias_n \right) \right), \qquad n = 0, \dots, \overline{rows-1} \end{split}$$

In case of floating point routine, acc\_shift=0 and bias\_shift=0.

Thus, 
$$2^{acc\text{-}shift} = 2^{bias\text{-}shift} = 1$$



#### activation is tanh or sigmoid

#### **Prototype**

```
WORD32 xa_nn_matXvec_16x16_16_tanh
                                                       WORD16 * p_mat2,
(WORD16 * p_out, WORD16 * p_mat1,
                           WORD16 * p_vec2,
WORD16 * p_vec1,
                                                        VOID * p_bias,
                            WORD32 cols1,
WORD32 rows,
                                                         WORD32 cols2,
WORD32 rows, WORD32 cols1, WORD32 cols2, WORD32 row_stride1, WORD32 row_stride2, WORD32 acc_shift, WORD32 bias_shift, WORD32 bias_precision, VOID * p_scratch);
WORD32 xa_nn_matXvec_16x16_16_sigmoid
                                                     WORD16 * p_mat2,
(WORD16 * p_out, WORD16 * p_mat1,
WORD16 * p_vec1,
                           WORD16 * p_vec2,
WORD32 cols1,
                                                        VOID * p_bias,
WORD32 cols2,
WORD32 rows,
                         WORD32 COISI, WORD32 COISI, WORD32 row_stride2, WORD32 acc_shift, WORD32 bias_precision, VOID * p_scratch);
WORD32 row_stride1,
WORD32 bias_shift,
WORD32 xa_nn_matXvec_8x16_16_tanh
WORD32 row_stride1, WORD32 row_stride2, WORD32 acc_shift, WORD32 bias_shift, WORD32 bias_precision, VOID * p_scratch);
WORD32 xa_nn_matXvec_8x16_16_sigmoid
(WORD16 * p_out, WORD8 * p_mat1, WORD8 * p_mat2, WORD16 * p_vec1, WORD16 * p_vec2, VOID * p_bias, WORD32 rows, WORD32 cols1, WORD32 cols2,
WORD32 row_stride1, WORD32 row_stride2, WORD32 acc_shift,
WORD32 bias_shift,
                            WORD32 bias_precision, VOID * p_scratch);
WORD32 xa_nn_matXvec_8x8_8_tanh
                           WORD8 * p_mat1, WORD8 * p_mat2, WORD8 * p_vec2, VOID * p_bias, WORD32 cols1, WORD32
(WORD8 * p_out, WORD8 * p_mat1,
WORD8 * p_vec1,
WORD32 rows,
WORD32 row_stride1, WORD32 row_stride2, WORD32 acc_shift, WORD32 bias_shift, WORD32 bias_precision, VOID * p_scratch);
WORD32 xa_nn_matXvec_8x8_8_sigmoid
(WORD8 * p_out, WORD8 * p_mat1,
                                                        WORD8 * p_mat2,
WORD8 * p_vec1,
WORD8 * p_vec1, WORD8 * p_vec2, VOID * p_bias, WORD32 rows, WORD32 cols1, WORD32 cols2, WORD32 row_stride1, WORD32 row_stride2, WORD32 acc_shift, WORD32 bias_shift, WORD32 bias_precision, VOID * p_scratch);
FLOAT32 * p_mat2,
FLOAT32 * p_vec1, FLOAT32 * p_vec2, WORD32 rows, WORD32 cols1, WORD32 row_stride1, WORD32 row_stride2
                                                       FLOAT32 * p_bias,
                                                        WORD32 cols2,
                                                        FLOAT32 * p_scratch);
WORD32 xa_nn_matXvec_f32xf32_f32_sigmoid
(FLOAT32 * p_out, FLOAT32 * p_mat1,
                                                        FLOAT32 * p_mat2,
                            FLOAT32 * p_vec2,
FLOAT32 * p_vec1,
                                                       FLOAT32 * p_bias,
WORD32 rows,
                            WORD32 cols1,
                                                        WORD32 cols2,
WORD32 row_stride1,
                            WORD32 row_stride2
                                                        FLOAT32 * p_scratch);
```



## **Arguments**

Туре	Name	Size	Description
Input		•	
WORD16 *, WORD8 *, FLOAT32 *	p_mat1	rows*cols1	Input matrix 1, fixed or floating point
WORD16 *, WORD8 *, FLOAT32 *	p_mat2	rows*cols2	Input matrix 2, fixed or floating point
WORD16 *, WORD8 *, FLOAT32 *	p_vec1	cols1*1	Input vector 1, fixed or floating point
WORD16 *, WORD8 *, FLOAT32 *	p_vec2	cols2*1	Input vector 2, fixed or floating point
VOID *, FLOAT32 *	p_bias	rows*1	Bias vector, fixed or floating point
WORD32	rows		Number of rows in matrix 1,2, bias and output
WORD32	cols1		Number of columns in matrix 1 and rows in vector 1
WORD32	cols2		Number of columns in matrix 2 and rows in vector 2
WORD32	row_stride1		Row offset of matrix 1
WORD32	row_stride2		Row offset of matrix 2
WORD32	acc_shift		Shift applied to accumulator
WORD32	bias_shift		Shift applied to bias
WORD32	bias_precision		Precision of bias in bytes
Output			
WORD8 *, WORD16 *, FLOAT32 *	p_out	rows*1	Output, fixed (Q7, Q15) or floating point
Temporary			
VOID *, FLOAT32 *	p_scratch	rows*4	Scratch (temporary) memory pointer

### **Returns**

- 0: no error
- -1: error, invalid parameters

### Restrictions

Arguments	Restrictions	
<pre>row_stride1, row_stride2, cols1, cols2</pre>	Multiples of 4 (2 in case of floating point)	
p_mat1, p_mat2, p_vec1,	Aligned on 16-byte boundary	
p_vec2, p_bias, p_out	Should not overlap	
p_mat1, p_vec1, p_bias,	Cannot be NULL	
p_out		
acc_shift, bias_shift	{-31,, 31}	
bias_precision	{-1, 8, 16, 32, 64} (-1 in case of floating point)	



### 3.1.3 Matrix X Vector Batch Kernels

#### **Description**

These kernels perform the operation of multiplication of a single matrix with a series of vectors along with bias addition; that is, zi = mat1\*vec1i + bias. These kernels can also be viewed as matrix X matrix-transpose multiplication kernels. The column dimension of mat1 must match the row dimension of vectors in vec1. Bias and resulting output vector sequence z have as many numbers of rows as mat1. vec1 is a sequence of  $vec\_count$  number of input vectors and bias is added to each resulting vector after multiplication with mat1. Thus, output z has dimensions  $rows*vec\_count$ .  $vec\_count$  number of input vectors and output vectors are provided as array of pointers arguments to kernel API.

bias\_shift and acc\_shift arguments are provided in kernel API to adjust Q format of bias and output respectively. Both bias\_shift and acc\_shift can be either positive or negative where positive value denotes a left shift and negative value denotes a right shift.

bias\_shift is the shift in number of bits applied to the bias to make it in the same Q format as matXvec multiplication – accumulation result. acc\_shift is the shift in number of bits applied to the accumulator to obtain the output in desired Q format.

**Note:** acc\_shift and bias\_shift are not relevant in case of floating point kernels.

The row\_stride1 argument is provided in kernel API for row offset of mat1. Note, input matrix is expected to be appropriately padded in case of row\_stride1 > cols1.

For conversion from higher precision accumulator to lower precision output, symmetric rounding is used.

Function variants available are xa\_nn\_matXvec\_batch\_[p]x[q]\_[r], where:

- [p]: Matrix precision in bits
- [q]: Vector precision in bits
- [r]: Output precision in bits

#### **Precision**

There are four variants available:

Туре	Description
16x16_64	16-bit matrix inputs, 16-bit vector inputs, 64-bit output vectors
8x16_64	8-bit matrix inputs, 16-bit vector inputs, 64-bit output vectors
8x8_32	8-bit matrix inputs, 8-bit vector inputs, 32-bit output vectors
f32xf32_f32	float32 matrix inputs, float32 vector inputs, float32 output



#### **Algorithm**

$$z_{n,i} = 2^{acc-shift} \left( \sum_{m=0}^{cols1-1} mat1_{n,m} \cdot vec1_{m,i} + 2^{bias-shift}bias_n \right),$$

$$n = 0, \dots, \overline{rows - 1} \quad ; \quad i = 0, \dots, \overline{vec-count - 1}$$

In case of floating point routine, acc\_shift=0 and bias\_shift=0.

Thus, 
$$2^{acc\text{-}shift} = 2^{bias\text{-}shift} = 1$$

#### **Prototype**

```
WORD32 xa_nn_matXvec_batch_16x16_64
(WORD64 ** p_out, WORD16 * p_mat1, WORD16 ** p_vec1, WORD16 * p_bias, WORD32 rows, WORD32 cols1, WORD32 row_stride1, WORD32 acc_shift, WORD32 bias_shift
                                                                      WORD32 bias_shift,
 WORD32 vec_count);
WORD32 xa_nn_matXvec_batch_8x16_64
(WORD64 ** p_out, WORD8 * p_mat1,
WORD16 * p_bias, WORD32 rows,
WORD32 row_stride1, WORD32 acc_shift,
                                                                      WORD16 ** p_vec1,
                                                                      WORD32 cols1,
                                                                      WORD32 bias_shift,
 WORD32 vec_count);
WORD32 xa_nn_matXvec_batch_8x8_32
(WORD32 ** p_out, WORD8 * p_mat1, WORD8 ** p_vec1, WORD8 * p_bias, WORD32 rows, WORD32 cols1, WORD32 row_stride1, WORD32 acc_shift, WORD32 bias_shift
                                                                      WORD32 bias_shift,
WORD32 vec_count);
WORD32 xa_nn_matXvec_batch_f32xf32_f32
(FLOAT32 ** p_out, FLOAT32 * p_mat1, FLOAT32 * p_bias, WORD32 rows, WORD32 row_stride1, WORD32 vec_count);
                                                                      FLOAT32 ** p_vec1,
                                                                      WORD32 cols1,
```

#### **Arguments**

Туре	Name	Size	Description
Input			
WORD16 *, WORD8 *, FLOAT32 *	p_mat1	rows*cols1	Input matrix, fixed or floating point
WORD16 **, WORD8 **, FLOAT32 **	p_vec1	cols1*vec_co unt	Input vector pointers, fixed or floating point
WORD16 *, WORD8 *, FLOAT32 *	p_bias	rows*1	Bias vector, fixed or floating point
WORD32	rows		Number of rows in input matrix, bias and output
WORD32	cols1		Number of columns in input matrix and rows in input vector
WORD32	row_stride1		Row offset of input matrix
WORD32	acc_shift		Shift applied to accumulator
WORD32	bias_shift		Shift applied to bias
WORD32	vec_count		Number of input vectors



Туре	Name	Size	Description
Output			
WORD32 **, WORD64 **, FLOAT32 **	p_out	rows*vec_cou nt	Output vector pointers, fixed or floating point

#### **Returns**

- 0: no error
- -1: error, invalid parameters

#### Restrictions

Arguments	Restrictions	
row_stride1, cols1	Multiples of 4 (2 in case of floating point)	
<pre>p_mat1, p_vec1, p_bias, p_out</pre>	Aligned on 16-byte boundary Should not overlap Cannot be NULL	
acc_shift, bias_shift	{-31,, 31}	

## 3.1.4 Matrix Multiplication Kernels

### **Description**

These kernels perform the operation of multiplication of a matrix mat1 with another matrix mat2 along with bias addition; that is, z = mat1 \* mat2 + bias. The first matrix should be stored in row major order and the second matrix should be stored in column major order. The first matrix is of dimensions rows x cols. The second matrix mat2 is of dimensions cols x vec\_count. These kernels can also be viewed as a modification of the Matrix X Vector Batch kernels. The column dimension of mat1 matches the row dimension of mat2 i.e. the length of each vector in p\_mat2. Bias and resulting output vector sequence z have as many numbers of rows as mat1. mat2 is a sequence of vec\_count number of input vectors and bias is added to each resulting vector after multiplication with mat1. Thus, output z has dimensions rows \* vec\_count. The arguments vec\_offset and out\_offset are offsets to the next vector and output addresses. The argument out\_stride defines the row offset for the output matrix. For standard matrix multiplication, vec\_offset should be equal to cols, out\_offset equal to 1 and out\_stride should be equal to vec\_count i.e. columns of mat2.

The bias\_shift and acc\_shift arguments are provided in kernel API to adjust Q format of bias and output respectively. Both bias\_shift and acc\_shift can be either positive or negative where positive value denotes a left shift and negative value denotes a right shift.

The bias\_shift is the shift in number of bits applied to the bias to make it in the same Q format as multiplication – accumulation result. acc\_shift is the shift in number of bits applied to the accumulator to obtain the output in desired Q format.

Note, the acc\_shift and bias\_shift arguments are not relevant in case of quantized 8-bit kernels.

The row\_stride argument indicates the offset to next row of mat1.



The vec offset argument refers to the column offset of mat2.

Similarly, the <code>out\_offset</code> and <code>out\_stride</code> arguments refer to the column offset and row offset of the output matrix rows \* vec count respectively.

For conversion from higher precision accumulator to lower precision output, symmetric rounding is used.

The arguments, <code>mat1\_zero\_bias</code>, <code>mat2\_zero\_bias</code>, are provided to convert the quantized 8-bit inputs into their real values and perform <code>matXvec</code> batch operation. The <code>out\_zero\_bias</code>, <code>out\_multiplier</code> and <code>out\_shift</code> values are used to quantize real values of output back to quantized 8-bit values.

For the quantized int8 variant, we have per-row quantized input mat1.

Function variants available are  $xa_nn_matmul_[p]x[q]_[r]$ , where:

- [p]: Matrix 1 precision in bits
- [q]: Matrix 2 precision in bits
- [r]: Output precision in bits

#### **Precision**

There are three variants available:

Туре	Description
8x8_8	8-bit matrix inputs, 8-bit vector inputs, 8-bit output vectors
asym8uxasym8u_asym8u	asym8u matrix inputs, asym8u vector inputs, asym8u output vectors
per_chan_sym8sxasym8 s_asym8s	per channel quantized sym8s matrix inputs, asym8s vector inputs, asym8s output vectors

#### **Algorithm**

$$z_{n,i} = 2^{acc\text{-}shift} \left( \sum_{m=0}^{cols1-1} mat1_{n,m} \cdot mat2_{m,i} + 2^{bias\text{-}shift} bias_n \right),$$

$$n = 0, \dots, \overline{rows-1} \; ; \quad i = 0, \dots, \overline{vec\text{-}count-1}$$

In case of quantized 8-bit routines, acc\_shift=0 and bias\_shift=0.

Thus, 
$$2^{acc-shift} = 2^{bias-shift} = 1$$

#### **Prototype**



```
WORD32 row_stride, WORD32 acc_shift, WORD32 bias_shift, WORD32 vec_count, WORD32 vec_offset, WORD32 out_offset, WORD32 out_stride);

WORD32 xa_nn_matmul_asym8uxasym8u_asym8u

(UWORD8 * p_out, const UWORD8 * p_mat1, const UWORD8 * p_mat2, const WORD32 * p_bias, WORD32 rows, WORD32 cols, WORD32 row_stride, WORD32 vec_count, WORD32 vec_offset, WORD32 out_offset, WORD32 out_stride, WORD32 vecl_zero_bias, WORD32 out_multiplier, WORD32 out_shift, WORD32 vecl_zero_bias);

WORD32 xa_nn_matmul_per_chan_sym8sxasym8s_asym8s

(WORD8 * p_out, const WORD8 * p_mat1, const WORD8 * p_mat2, const WORD32 row_stride, WORD32 rows, WORD32 cols, WORD32 row_stride, WORD32 vec_count, WORD32 vec_offset, WORD32 out_offset, WORD32 out_stride, WORD32 vec_offset, WORD32 out_offset, WORD32 out_stride, WORD32 vecl_zero_bias const WORD32 * p_out_multiplier, const WORD32 p_out_shift, WORD32 out_zero_bias);
```

#### **Arguments**

Туре	Name	Size	Description
Input	1	•	
WORD8 *, UWORD8 *, const WORD8 *	p_mat1	rows*cols	Input matrix 1, fixed point, asym8u or sym8s
WORD8 *, UWORD8 *, const WORD8 *	p_mat2	cols * vec_count	Input matrix 2, fixed , asym8u or sym8s
WORD8 *, const WORD32 *	p_bias	rows*1	Bias vector, fixed point
WORD32	rows		Number of rows in input matrix, bias and output
WORD32	cols		Number of columns in input matrix and rows in input vector
WORD32	row_stride		Row offset of input matrix
WORD32	acc_shift		Shift applied to accumulator
WORD32	bias_shift		Shift applied to bias
WORD32	vec_count		Number of vectors (columns) in matrix 2
WORD32	vec_offset		Offset to the next vector address
WORD32	out_offset		Offset to the next output address
WORD32	out_stride		Row offset of output matrix
WORD32	mat1_zero_bias		Zero offset of matrix 1
WORD32	vec1_zero_bias		Zero offset of matrix 2
WORD32	out_multiplier		Multiplier value of output
WORD32	out_shift		Shift value of output
WORD32	out_zero_bias		Zero offset of output
Output			
WORD8 *, UWORD8 *	p_out	rows*vec_ count	Output matrix, fixed-point, floating point or asym8u



#### **Returns**

- 0: no error
- -1: error, invalid parameters

#### Restrictions

Arguments	Restrictions
p_mat1, p_mat2, p_out	Aligned on (size of one element)-byte boundary Cannot be NULL Should not overlap
p_bias	Aligned on (size of one element)-byte boundary
<pre>acc_shift, bias_shift, out shift</pre>	{-31,, 31}
vec_count	Greater than 0
<pre>vec_offset, out_offset, out_stride</pre>	Should not be 0
mat1_zero_bias,	{-255,, 0}
vec1_zero_bias	{-255, 0} for asym8u, {-127, 128} for asym8s
out_multiplier	Greater than 0
out_zero_bias	{0,,255} if out type is asym8u, {-128,127} if out type is asym8s

## 3.1.5 Matrix X Vector Kernels with Output Stride

#### **Description**

These kernels perform a single matXvec operation with bias addition; that is, z = mat1\*vec1 + bias. The column dimension of mat1 must match the row dimension of vec1. Bias and resulting output vector z have as many rows as mat1.

row\_stride1 is provided in kernel API for row offsets of mat1. Note, input matrices are expected to be appropriately padded in case of row\_stride > cols.

For conversion from higher precision accumulator to lower precision output, symmetric rounding is used.

The argument out stride is helpful in storing the output at a given offset.

The argument  $vec1\_zero\_bias$  is provided to convert the quantized 8-bit inputs into their real values and perform matXvec operation. The out\_multiplier and out\_shift values are used to convert real values of output to 16-bit.

Function variants available are xa\_nn\_matXvec\_[p]x[q]\_[r], where:

- [p]: Matrix precision in bits
- [q]: Vector precision in bits



[r]: Output precision in bits

#### **Precision**

There is one variant available:

Туре	Description
sym8sxasym8s_16	sym8s matrix inputs, asym8s vector inputs, asym8s output

### **Algorithm**

$$z_n = \left(\sum_{m=0}^{cols1-1} mat1_{n,m} \cdot vec1_m \ + \ bias_n \ \right)$$

### **Prototype**

```
WORD32 xa_nn_matXvec_out_stride_sym8sxasym8s_16
(WORD16 * p_out, const WORD8 * p_mat1, const WORD8 * p_vec1, const WORD32 * p_bias, WORD32 rows, WORD32 cols1, WORD32 row_stride1, WORD32 out_stride, WORD32 vec1_zero_bias, WORD32 out_multiplier, WORD32 out_shift);
```

### **Arguments**

Туре	Name	Size	Description	
Input				
const WORD8 *	p_mat1	rows*cols1	Input matrix, sym8s	
const WORD8 *	p_vec1	cols1*1	Input vector, asym8s	
const WORD32 *	p_bias	rows*1	Bias vector	
WORD32	rows		Number of rows in matrix and number of elements in bias	
WORD32	cols1		Number of columns in matrix and elements in vector	
WORD32	row_stride1		Row offset of matrix	
WORD32	out_stride		Row offset of output	
WORD32	vec1_zero_bias		Zero offset of vector	
WORD32	out_multiplier		Multiplier value of output	
WORD32	out_shift		Shift value of output	
Output				
WORD16 *	p_out	rows*1	Output, 16-bit	

#### **Returns**

- 0: no error
- -1: error, invalid parameters



#### Restrictions

Arguments	Restrictions
row_stride1, cols1	row_stride1 >= cols1
p_mat1, p_vec1, p_bias,	Aligned on <size element="" of="" one=""> boundary</size>
p_out	Should not overlap
p_mat1, p_vec1, p_out	Cannot be NULL
out_shift	{-31,, 31}
vec1_zero_bias	{-127, 128} for asym8s
out_multiplier	Greater than 0

### 3.2 Convolution Kernels

### 3.2.1 Standard 2D Convolution Kernel

### **Description**

These kernels perform the 2D convolution operation as z = inp(\*) kernel + bias. A 3D input cube (input\_height x input\_width x input\_channels), is convolved with a 3D kernel cube (kernel\_height x kernel\_width x input\_channels) to produce a 2D convolution output plane (out\_height x out\_width). With out\_channels number of such 3D kernels, output cube (out\_height x out\_width x out\_channels) is produced. The bias having dimension (out\_channels) is added after the convolution (one bias value is added to each output channel) to produce the final output.

**Note:** The depth or channels dimension (input\_channels) of input and kernel must be identical for 2D convolution.

bias\_shift and acc\_shift arguments are provided in kernel API to adjust Q format of bias and output, respectively. Both bias\_shift and acc\_shift can be either positive or negative where positive value denotes a left shift and negative value denotes a right shift.

bias\_shift is the shift in number of bits applied to the bias to make it in the same Q format as convolution - accumulation result. acc\_shift is the shift in number of bits applied to the accumulator to obtain the output in desired Q format.

**Note:** acc\_shift and bias\_shift are not relevant in case of floating point kernels and quantized 8-bit kernels.

The  $x\_stride$  and  $y\_stride$  arguments in kernel API define the step size of the kernel when traversing the input in width and height dimensions respectively.

The  $x_{padding}$  argument defines padding to the left of the input in the width dimension and the  $y_{padding}$  argument defines padding to the top of the input in the height dimension.



The right padding is calculated based on out\_width as right\_paddding = kernel\_width + (out\_width - 1) \* x\_stride - (x\_padding + input\_width).

The bottom padding is calculated based on out\_height as bottom\_paddding = kernel\_height + (out\_height - 1) \* y\_stride - (y\_padding + input\_height).

For conversion from higher precision accumulator to lower precision output, symmetric rounding is used.

The kernel is expected to be padded in the depth or channels dimension if the number of input\_channels is not a multiple of 4 in case of fixed point variants other than the 8x8, asym8uxasym8u and per\_chan\_sym8sxasym8s variant, and 2 in case of floating point variant. No padding is needed for 8x8 and quantized 8-bit variants.

These kernels require temporary buffer for convolution computation. This temporary buffer is provided by p\_scratch argument of kernel API. The size of temporary buffer should be queried using xa\_nn\_conv2d\_std\_getsize() helper API.

These kernels expect input and kernel cubes in SHAPE\_CUBE\_DWH\_T shape type and can produce output cube in either SHAPE\_CUBE\_DWH\_T or SHAPE\_CUBE\_WHD\_T shape type. The out\_data\_format argument to kernel API controls the output cube shape type.

Function variants available are xa nn conv2d std [p]x[q], where:

- [p]: Kernel precision in bits
- [q]: Input precision in bits

#### **Precision**

There are six variants available.

Туре	Description	
16x16	16-bit kernel, 16-bit input, 16-bit output	
8x16	8-bit kernel, 16-bit input, 16-bit output	
8x8	8-bit kernel, 8-bit input, 8-bit output	
f32	float32 kernel, float32 input, float32 output	
asym8uxasym8u	asym8u kernel, asym8u input, asym8u output	
per_chan_sym8sxasym8s	per channel quantized sym8s kernel, asym8s input, asym8s	
	output	

### Algorithm

$$\begin{split} z_{h,w,d} &= 2^{acc\text{-}shift} \left( \sum_{i=0}^{K_H-1} \sum_{j=0}^{K_W-1} \sum_{k=0}^{I_C-1} in_{pad}{}_{(h*y\text{-}stride+i),(w*x\text{-}stride+j),k} \cdot ker_{pad}{}_{d,i,j,k} \right. \\ &+ 2^{bias\text{-}shift} b_d \right) \\ h &= 0, \dots, \overline{out\text{-}height-1}, w = 0, \dots, \overline{out\text{-}width-1}, \end{split}$$



```
d = 0, \dots, \overline{out\text{-}channels - 1}
```

In case of floating-point kernels and quantized 8-bit kernels, acc\_shift=0 and bias\_shift=0.

```
Thus, 2^{acc-shift} = 2^{bias-shift} = 1
```

 $in_{pad}$ ,  $ker_{pad}$  denote the padded p\_inp and padded p\_ker shapes, respectively.

 $K_H, K_W, I_C$  denote kernel\_height, kernel\_width, and input\_channels, respectively.

*b* denotes the bias shape.

```
WORD32 xa_nn_conv2d_std_getsize
(WORD32 input_height, WORD32 input_channels, WORD32 kernel_height,
                               WORD32 y_stride, WORD32 y_padding,
WORD32 kernel_width,
                            WORD32 input_precision);
WORD32 out_height,
WORD32 xa_nn_conv2d_std_16x16
                       WORD16 * p_inp,
(WORD16 * p_out,
                                                             WORD16 * p_ker,
                       WORD32 input_height, WORD32 input_width,
WORD16 * p_bias,
WORD32 input_channels, WORD32 kernel_height, WORD32 kernel_width ,
WORD32 out_channels, WORD32 x_stride, WORD32 y_stride, WORD32 x_padding, WORD32 y_padding, WORD32 out_height, WORD32 out_width, WORD32 bias_shift, WORD32 acc_shift,
WORD32 out_data_format, VOID * p_scratch);
WORD32 xa_nn_conv2d_std_8x16
(WORD16 * p_out, WORD16 * p_inp,
                                                          WORD8 * p_ker,
                       WORD32 input_height, WORD32 input_width,
WORD16 * p_bias,
WORD32 input_channels, WORD32 kernel_height, WORD32 kernel_width,
WORD32 out_channels, WORD32 x_stride, WORD32 y_stride, WORD32 x_padding, WORD32 y_padding, WORD32 out_height, WORD32 out_width, WORD32 bias_shift, WORD32 acc_shift,
WORD32 out_data_format, VOID * p_scratch);
WORD32 xa_nn_conv2d_std_8x8
(WORD8 * p_out, WORD8 * p_inp, WORD8 * p_ker,
WORD8 * p_bias, WORD32 input_height, WORD32 input_width,
WORD32 input_channels, WORD32 kernel_height, WORD32 kernel_width,
WORD32 out_channels, WORD32 x_stride, WORD32 y_stride, WORD32 x_padding, WORD32 y_padding, WORD32 out_height, WORD32 out_width, WORD32 bias_shift, WORD32 acc_shift,
WORD32 xa_nn_conv2d_std_f32
(FLOAT32 * p_out, const FLOAT32 * p_inp, const FLOAT32 * p_ker,
const FLOAT32 * p_bias, WORD32 input_height, WORD32 input_width,
WORD32 input_channels, WORD32 kernel_height, WORD32 kernel_width,
WORD32 out_channels, WORD32 x_stride, WORD32 y_stride, WORD32 x_padding, WORD32 y_padding, WORD32 out_height, WORD32 out_width, WORD32 out_data_format, VOID * p_scratch);
WORD32 xa_nn_conv2d_std_asym8uxasym8u
(UWORD8 * p_out, const UWORD8 * p_inp, const UWORD8 * p_ker,
const WORD32 * p_bias, WORD32 input_height, WORD32 input_width,
WORD32 input_channels, WORD32 kernel_height, WORD32 kernel_width, WORD32 out_channels, WORD32 x_stride, WORD32 y_stride, WORD32 x_padding, WORD32 y_padding, WORD32 out_height, WORD32 out_width, WORD32 input_zero_bias, WORD32 kernel_zero_bias,
```



```
WORD32 out_multiplier, WORD32 out_shift, WORD32 out_zero_bias, WORD32 out_data_format, VOID * p_scratch);
WORD32 xa_nn_conv2d_std_per_chan_sym8sxasym8s

(WORD8 * p_out, const WORD8 * p_inp, const WORD8 * p_ker, const WORD32 * p_bias, WORD32 input_height, WORD32 input_width, WORD32 input_channels, WORD32 kernel_height, WORD32 kernel_width, WORD32 out_channels, WORD32 x_stride, WORD32 y_stride, WORD32 x_padding, WORD32 y_padding, WORD32 out_height, WORD32 out_height, WORD32 out_width, WORD32 input_zero_bias, WORD32 * p_out_multiplier, WORD32 * p_out_shift, WORD32 out_zero_bias, WORD32 out_data_format, VOID * p_scratch);
```

Туре	Name	Size	Description
Input			
WORD16 *, WORD8 *, const FLOAT32 *, const UWORD8 *, const WORD8 *	p_inp	input_height* input width* input_channels	Input cube, fixed, floating point, asym8u or asym8s, in SHAPE_CUBE_DWH_T
WORD16 *, WORD8 *, const FLOAT32 *, const UWORD8 * const WORD8 *	p_ker	<pre>out_channels*   (kernel_height   *   kernel width*   input_channels )</pre>	Kernel cube, fixed, floating point, asym8u or sym8s, in SHAPE_CUBE_DWH_T
WORD16 *, WORD8 *, FLOAT32 *, const WORD32 *	p_bias	out_channels	Bias vector, fixed or floating point
WORD32	input_height		Input height
WORD32	input_width		Input width
WORD32	input_channels		Number of input channels
WORD32	kernel_height		Kernel height
WORD32	kernel_width		Kernel width
WORD32	out_channels		Number of output channels
WORD32	x_stride		Horizontal stride over input
WORD32	y_stride		Vertical stride over input
WORD32	x_padding		Left padding width on input
WORD32	y_padding		Top padding height on input
WORD32	out_height		Output height
WORD32	out_width		Output width
WORD32	bias_shift		Shift applied to bias
WORD32	acc_shift		Shift applied to accumulator



WORD32	input_zero_bias		Zero offset of input
WORD32	kernel_zero_bia s		Zero offset of kernel
WORD32	out_multiplier		Multiplier value of output
WORD32	out_shift		Shift value of output
WORD32	out_zero_bias		Zero offset of output
WORD32	out_data_format		Output data format
			0:SHAPE_CUBE_DWH_T
			1:SHAPE_CUBE_WHD_T
VOID *	p_scratch	xa_nn_conv2d_s	Scratch memory pointer
		td_getsize()	
Output			
WORD16 *,	p_out	(out_height*	Output cube, fixed,
WORD8 *, FLOAT32 *,		out_width)*	floating point, asym8u or
UWORD8 *		out_channels	asym8s, as per the
			out_data_format
			argument.

## **Returns**

- 0: no error
- -1: error, invalid parameters

# **Restrictions**

Arguments	Restrictions
<pre>p_out, p_inp, p_ker, p_bias,</pre>	Cannot be NULL
p_scratch	Should not overlap
	Aligned on 16-byte boundary except for quantized
	8-bit kernels where only p_scratch is required to be
	16-byte aligned.
	For p_scratch - memory size >= size returned by
	xa_nn_conv2d_std_getsize()
<pre>input_height, input_width,</pre>	Greater than or equal to 1
input_channels	
kernel_height	{1, 2,, input_height}
kernel_width	{1, 2,, input_width}
out_channels	Greater than or equal to 1
x_stride	{1, 2,, kernel_width}
y_stride	Greater than or equal to 1
x_padding, y_padding	Greater than or equal to 0
out_height, out_width	Greater than or equal to 1
acc_shift, bias_shift,	{-31 31} for fixed point and quantized 8-bit APIs
out_shift	(055 0) ( 0 1 1 (105 100) (
input_zero_bias	{-255,, 0} for asym8u input, {-127, 128} for
	asym8s input
kernel_zero_bias	{-255, 0} for asym8u kernel
out_zero_bias	{0,,255} for asym8u output, {-128, 127} for
	asym8s output
out_multiplier	Greater than 0



out_data_format	Can be 0: SHAPE_CUBE_DWH_T or
	1: SHAPE_CUBE_WHD_T

# 3.2.2 Standard 1D Convolution Kernel

### **Description**

These kernels perform the 1D convolution operation as z = inp(\*) kernel + bias. A 3D input cube (input\_height x input\_width x input\_channels) is convolved with a 3D kernel cube (kernel\_height x input\_width x input\_channels) to produce a 1D convolution output vector (out\_height). With out\_channels number of such 3D kernels, output matrix (out\_height x out\_channels) is produced. The bias having dimension (out\_channels) is added after the convolution (one bias value is added to each output column) to produce the final output.

**Note:** The depth or channels dimension (input\_channels) of input and kernel must be identical, and width dimension (input width) of input and kernel also must be identical for 1D convolution.

bias\_shift and acc\_shift arguments are provided in kernel API to adjust Q format of bias and output, respectively. Both bias\_shift and acc\_shift can be either positive or negative, where positive value denotes a left shift and negative value denotes a right shift.

bias\_shift is the shift in number of bits applied to the bias to make it in the same Q format as convolution - accumulation result. acc\_shift is the shift in number of bits applied to the accumulator to obtain the output in desired Q format.

Note: acc\_shift and bias\_shift are not relevant in case of floating point kernels.

The y\_stride argument to kernel API defines the step size of the kernel when traversing the input in height dimension.

The y\_padding argument defines padding to the top of the input in the height dimension.

The bottom padding is calculated based on out\_height as bottom\_paddding = kernel\_height + (out\_height - 1) \* y\_stride - (y\_padding + input\_height).

For conversion from higher precision accumulator to lower precision output, symmetric rounding is used.

The kernel is expected to be padded if the product input\_channels\*input\_width is not a multiple of 4 in case of fixed point variants, and 2 in case of floating point variant.

These kernels require temporary buffer for convolution computation. This temporary buffer is provided by p\_scratch argument of kernel API. The size of temporary buffer should be queried using xa\_nn\_conv1d\_std\_getsize() helper API.

These kernels expect input and kernel cubes in SHAPE\_CUBE\_DWH\_T shape type and can produce output matrix with either (out\_height x out\_channels) or (out\_channels x out\_height) dimensions. The out\_data\_format argument to kernel API controls the output matrix height and width order.



Function variants available are xa\_nn\_conv1d\_std\_[p], where:

[p]: precision in bits

#### **Precision**

There are four variants available:

Туре	Description
16x16	16-bit kernel, 16-bit input, 16-bit output
8x16	8-bit kernel, 16-bit input, 16-bit output
8x8	8-bit kernel, 8-bit input, 8-bit output
f32	float32 kernel, float32 input, float32 output

## **Algorithm**

$$\begin{split} z_{h,d} &= 2^{acc\text{-}shift} \left( \sum_{i=0}^{K_H-1} \sum_{j=0}^{I_W-1} \sum_{k=0}^{I_C-1} in_{pad}_{(h*y\text{-}stride+i),j,k} \cdot ker_{pad}_{d,i,j,k} \right. \\ &+ 2^{bias\text{-}shift} b_d \\ h &= 0, \dots, \overline{out\text{-}height-1}, d = 0, \dots, \overline{out\text{-}channels-1} \end{split}$$

In case of floating point kernel, acc\_shift=0 and bias\_shift=0.

Thus, 
$$2^{acc\text{-}shift} = 2^{bias\text{-}shift} = 1$$

 $n_{pad}$ ,  $ker_{pad}$  denote the padded p\_inp and padded p\_ker shapes, respectively.

 $K_H$ ,  $I_W$ ,  $I_C$  denote kernel\_height, input\_width, and input\_channels, respectively.

*b* denotes the bias shape.

```
WORD32 xa_nn_conv1d_std_getsize
(WORD32 kernel_height, WORD32 input_width, WORD32 input_channels,
WORD32 input_precision);
WORD32 xa_nn_conv1d_std_16x16
(WORD16 * p_out, WORD16 * p_inp, WORD16 * p_ker,
WORD16 * p_bias,
                      WORD32 input_height, WORD32 input_width,
WORD32 input_channels, WORD32 kernel_height, WORD32 out_channels,
WORD32 y_stride, WORD32 y_padding, WORD32 out_height,
WORD32 bias_shift,
                       WORD32 acc_shift, WORD32 out_data_format,
VOID
      * p_scratch);
WORD32 xa_nn_convld_std_8x16
(WORD16 * p_out, WORD16 * p_inp, WORD8 * p_ker, WORD16 * p_bias, WORD32 input_height, WORD32 input_width,
WORD32 input_channels, WORD32 kernel_height, WORD32 out_channels,
```



```
WORD32 y_stride, WORD32 y_padding, WORD32 out_height, WORD32 bias_shift, WORD32 acc_shift, WORD32 out_data_format, VOID * p_scratch);
WORD32 xa_nn_convld_std_8x8

(WORD8 * p_out, WORD8 * p_inp, WORD32 input_weight, WORD32 input_weidth, WORD32 input_channels, WORD32 kernel_height, WORD32 out_channels, WORD32 y_stride, WORD32 y_padding, WORD32 out_height, WORD32 bias_shift, WORD32 acc_shift, WORD32 out_data_format, VOID * p_scratch);
WORD32 xa_nn_convld_std_f32

(FLOAT32 * p_out, FLOAT32 * p_inp, FLOAT32 * p_ker, FLOAT32 * p_bias, WORD32 input_height, WORD32 input_width, WORD32 input_channels, WORD32 input_height, WORD32 out_channels, WORD32 y_stride, WORD32 y_padding, WORD32 out_height, WO
```

Туре	Name	Size	Description
Input		•	
WORD16 *, WORD8 *, FLOAT32 *,	p_inp	input_height* input width* input_channels	Input cube, fixed or floating point, in SHAPE_CUBE_DWH_T
WORD16 *, WORD8 *, FLOAT32 *,	p_ker	<pre>out_channels*   (kernel_height*   input width*   input_channels)</pre>	Kernel cube, fixed or floating point, in SHAPE_CUBE_DWH_T
WORD16 *, WORD8 *, FLOAT32 *,	p_bias	out_channels	Bias vector, fixed or floating point
WORD32	input_height		Input height
WORD32	input_width		Input width
WORD32	input_channels		Number of input channels
WORD32	kernel_height		Kernel height
WORD32	out_channels		Number of output channels
WORD32	y_stride		Vertical stride over input
WORD32	y_padding		Top padding height on input
WORD32	out_height		Output height
WORD32	bias_shift		Shift applied to bias
WORD32	acc_shift		Shift applied to accumulator
WORD32	out_data_format		Output matrix order  0: out_height x out_channels  1: out_channels x out_height
VOID *	p_scratch	<pre>xa_nn_conv1d_st d_getsize()</pre>	Scratch memory pointer
Output			
WORD16 *, WORD8 *, FLOAT32 *,	p_out	out_height* out_channels	Output matrix, fixed or floating point, as per the



	out_data_format
	argument.

# **Returns**

- 0: no error
- -1: error, invalid parameters



#### Restrictions

Arguments	Restrictions
p_out, p_inp, p_ker,	Cannot be NULL
p_bias, p_scratch	Should not overlap
	Aligned on 16-byte boundary
	For p_scratch - memory size >= size
	returned by
	xa_nn_conv1d_std_getsize()
input_height,	Greater than or equal to 1
input_width,	
input_channels	
kernel_height	{1, 2,, input_height}
out_channels	Greater than or equal to 1
y_stride	{1, 2,, kernel_height}
y_padding	Greater than or equal to 0
out_height	Greater than or equal to 1
acc_shift, bias_shift	{-31 31} for fixed point APIs
out_data_format	Can be 0: out_height x
	out_channels <b>or</b>
	1:out_channels x out_height

# 3.2.3 Depthwise Separable 2D Convolution Kernel

Depthwise Separable 2D Convolution is computed in two steps using following two low level kernels:

First step: xa\_nn\_conv2d\_depthwise\_xx() low level kernel

These kernels convolve each input 2D plane (input\_height x input\_width) from input cube (input\_height x input\_width x input\_channels) with channels\_multiplier number of 2D kernels (kernel\_height x kernel\_width) to produce channels\_multiplier number of 2D output planes (out\_height x out\_width). Thus, with kernel cube of dimension (kernel\_height x kernel\_width x (channels\_multiplier \* input\_channels)), output cube of dimension (out\_height x out\_width x (channels\_multiplier \* input\_channels)) is produced. Bias is added to the convolution output. There is one bias value for each output 2D plane; that is, bias is a vector of dimension (channels\_multiplier \* input\_channels).

Second step: xa\_nn\_conv2d\_pointwise\_xx()low level kernel

These kernels take output cube (out\_height x out\_width x (channels\_multiplier \* input\_channels)) of first step as input and perform pointwise multiplication with kernel vector (channels\_multiplier \* input\_channels) in depth dimension to produce output 2D plane (out\_height x out\_width). Thus, with out\_channels kernel vectors, output cube of dimension (out\_height x out\_width x out\_channels) is produced. Bias is added to the pointwise multiplication output. There is one bias value for each output 2D plane; that is, bias is a vector of dimension out\_channels.

Following are the descriptions for these two low level kernels.

# 3.2.3.1 Depthwise 2D Convolution Kernel

## **Description**

These kernels perform the 2D depthwise convolution operation as z = inp (\*) kernel + bias. These kernels convolve each input 2D plane (input\_height x input\_width) from input cube (input\_height x input\_width x input\_channels) with channels\_multiplier number of 2D kernels (kernel\_height x kernel\_width) to produce channels\_multiplier number of 2D output planes (out\_height x out\_width). Thus, with kernel cube of dimension (kernel\_height x kernel\_width x (channels\_multiplier \* input\_channels)), output cube of dimension (out\_height x out\_width x (channels\_multiplier \* input\_channels)) is produced. Bias is added to the convolution output. There is one bias value for each output 2D plane; that is, bias is a vector of dimension (channels\_multiplier \* input\_channels).

bias\_shift and acc\_shift arguments are provided in kernel API to adjust Q format of bias and output respectively. Both bias\_shift and acc\_shift can be either positive or negative where positive value denotes a left shift and negative value denotes a right shift.

bias\_shift is the shift in number of bits applied to the bias to make it in the same Q format as convolution - accumulation result. acc\_shift is the shift in number of bits applied to the accumulator to obtain the output in desired Q format.

**Note:** acc\_shift and bias\_shift are not relevant in case of floating point kernels and quantized 8-bit kernels.

The  $x\_stride$  and  $y\_stride$  arguments in kernel API define the step size of the kernel when traversing the input in width and height dimensions, respectively.

The  $x_{padding}$  argument defines padding to the left of the input in the width dimension, and  $y_{padding}$  argument defines padding to the top of the input in the height dimension.

```
The right padding is calculated based on out_width as right_paddding = kernel_width + (out_width - 1) * x_stride - (x_padding + input_width).
```

The bottom padding is calculated based on out\_height as bottom\_paddding = kernel\_height + (out\_height - 1) \* y\_stride - (y\_padding + input\_height).

For conversion from higher precision accumulator to lower precision output, symmetric rounding is used.

These kernels require a temporary buffer for convolution computation. This temporary buffer is provided by the p\_scratch argument of kernel API. The size of temporary buffer should be queried using xa\_nn\_conv2d\_depthwise\_getsize() helper API.

The arguments <code>input\_zero\_bias</code>, <code>kernel\_zero\_bias</code> are provided to convert the quantized 8-bit inputs into their real values and perform Depthwise 2D Convolution operation. The <code>out\_zero\_bias</code>, <code>out\_multiplier</code> and <code>out\_shift</code> values are used to quantize real values of output back to 8-bit.



The depthwise kernels expect input cube in SHAPE\_CUBE\_DWH\_T and SHAPE\_CUBE\_WHD\_T shape type and produce output cube in SHAPE\_CUBE\_DWH\_T shape type respectively. The inp data format argument to the kernel API can be 0 or 1 to indicate input cube shape respectively.

The out\_data\_format argument to the kernel API must be 0 for all the kernels to indicate output cube shape.

Function variants available are xa\_nn\_conv2d\_depthwise\_[p], where:

■ [p]: precision in bits

#### **Precision**

There are six variants available:

Туре	Description	
16x16	16-bit kernel, 16-bit input, 16-bit output	
8x16	8-bit kernel, 16-bit input, 16-bit output	
8x8	8-bit kernel, 8-bit input, 8-bit output	
f32	float32 kernel, float32 input, float32 output	
asym8uxasym8u	asym8u kernel, asym8u input, asym8u output	
per_chan_sym8sxasym8s	per channel quantized sym8s kernel, asym8s input, asym8s	
	output	

## **Algorithm**

$$\begin{split} z_{h,w,d*C_M+m} &= 2^{acc\text{-}shift} \, \left( \sum_{i=0}^{K_H-1} \sum_{j=0}^{K_W-1} in_{pad}_{(h*y\text{-}stride+i),(w*x\text{-}stride+j),d} \right. \\ & \cdot \, ker_{pad}_{i,j,(d*C_M+m)} \, + 2^{bias\text{-}shift} \, b_{0,0,d*C_M+m} \, \right) \\ h &= 0, \dots, \overline{out\text{-}height-1}, w = 0, \dots, \overline{out\text{-}width-1} \, , \\ d &= 0, \dots, \overline{input\text{-}channels-1}, \\ m &= 0, \dots, \overline{channels\text{-}multiplier-1} \end{split}$$

In case of floating-point kernel and quantized 8-bit kernels, acc\_shift=0 and bias\_shift=0.

Thus, 
$$2^{acc\text{-}shift} = 2^{bias\text{-}shift} = 1$$

 $in_{nad}$ ,  $ker_{nad}$  denote the padded p\_inp and padded p\_ker shapes, respectively.

 $K_H$ ,  $K_W$ ,  $C_M$  denote kernel\_height, kernel\_width, and channels\_multiplier, respectively.

*b* denotes the bias shape.

```
WORD32 xa_nn_conv2d_depthwise_getsize
(WORD32 input_height, WORD32 input_width WORD32 input_channels,
WORD32 kernel_height, WORD32 kernel_width, WORD32 channels_multiplier,
```



```
WORD32 x stride,
                                                                            WORD32 y_stride,
                                                                                                                                               WORD32 x padding,
  WORD32 y_padding,
                                                                            WORD32 output height,
                                                                                                                                               WORD32 output width,
  WORD32 circ buf precision, WORD32 inp_data_format);
WORD32 xa_nn_conv2d_depthwise_16x16
 (WORD16 * p_out, WORD16 * p_ker, WORD16 * p_inp,
  WORD16 * p_bias, WORD32 input_height, WORD32 input_width, WORD32 input_channels, WORD32 kernel_height, WORD32 kernel_width,
  {\tt WORD32~channels\_multiplier, WORD32~x\_stride,} \qquad {\tt WORD32~y\_stride,}
  WORD32 x_padding, WORD32 y_padding, WORD32 out_height, WORD32 out_width, WORD32 acc_shift, WORD32 bias_shift,
  WORD32 inp_data_format, WORD32 out_data_format, VOID * p_scratch);
WORD32 xa_nn_conv2d_depthwise_8x16
(WORD16 * p_out, WORD8 * p_ker, WORD16 * p_inp, WORD16 * p_bias, WORD32 input_height, WORD32 input_width, WORD32 input_channels, WORD32 kernel_height, WORD32 kernel_width,
 WORD32 channels_multiplier, WORD32 x_stride, WORD32 y_stride, WORD32 x_padding, WORD32 y_padding, WORD32 out_height, WORD32 out_width, WORD32 acc_shift, WORD32 bias_shift,
  WORD32 inp_data_format, WORD32 out_data_format, VOID * p_scratch);
WORD32 xa_nn_conv2d_depthwise_8x8
(WORD8 * p_out, WORD8 * p_ker, WORD8 * p_inp,
WORD8 * p_bias, WORD32 input_height, WORD32 input_width,
WORD32 input_channels, WORD32 kernel_height, WORD32 kernel_width,
 WORD32 channels_multiplier, WORD32 x_stride, WORD32 y_stride, WORD32 x_padding, WORD32 y_padding, WORD32 out_height, WORD32 out_width, WORD32 acc_shift, WORD32 bias_shift,
  WORD32 inp_data_format, WORD32 out_data_format, VOID * p_scratch);
WORD32 xa_nn_conv2d_depthwise_f32
(FLOAT32 * p_out, const FLOAT32 * p_ker, const FLOAT32 * p_inp,
 const FLOAT32 * p_bias, WORD32 input_height, WORD32 input_width,
WORD32 input_channels, WORD32 kernel_height, WORD32 kernel_width,
  WORD32 channels_multiplier, WORD32 x_stride, WORD32 y_stride, WORD32 x_padding, WORD32 y_padding, WORD32 out_height,
 WORD32 out_width, WORD32 inp_data_format, WORD32 out_data_format,

VOID * p_scratch);
WORD32 xa nn conv2d depthwise asym8uxasym8u
 (pUWORD8 p_out, const UWORD8 * p_kernel, const UWORD8 * p_inp, const WORD32 * p_bias, WORD32 input_height, WORD32 input_width, WORD32 input_channels, WORD32 kernel width, WORD32 channels, WORD32 kernel width, WORD32 channels, WORD32 kernel width, WORD32 channels, WORD32 channel
 (pUWORD8 p out,
 WORD32 input_channels, WORD32 kernel_neight, WORD32 kernel_width, WORD32 channels_multiplier, WORD32 x_stride, WORD32 y_stride, WORD32 x_padding, WORD32 y_padding, WORD32 out_height, WORD32 out_width, WORD32 input_zero_bias, WORD32 out_multiplier, WORD32 out_shift, WORD32 out_zero_bias, WORD32 inp_data_format, WORD32 out_data_format, pVOID p_scratch);
WORD32 xa_nn_conv2d_depthwise_per_chan_sym8sxasym8s
(pWORD8 pout, const WORD8 * p_kernel, const WORD8 * p_inp, const WORD32 * p_bias, WORD32 input_height, WORD32 input_channels, WORD32 kernel_height, WORD32 channels_multiplier, WORD32 x_stride, WORD32 x_padding, WORD32 x_padding, WORD32 v_padding, WORD32 out_width, WORD32 input_zero_bias, const WORD32 * p_out_multiplier, const WORD32 * p_out_multiplier, const WORD32 * p_out_shift WORD32 out_rero_bias, word32 input_shift WORD32 out_rero_bias, word32 input_shift WORD32 out_rero_bias.
  const WORD32 * p_out_shift, WORD32 out_zero_bias,
                                                                                                                                                 WORD32 inp_data_format,
  WORD32 out data format, pVOID p scratch);
```

Туре	Name	Size	Description
Input			



Туре	Name	Size	Description
WORD16 *, WORD8 *, FLOAT32 *, const UWORD8 *, const WORD8 *	p_ker	kernel_height* kernel width* input_channels* channels_multiplier	Kernel cube, fixed, floating point, asym8u or sym8s, in SHAPE_CUBE_D WH or SHAPE_CUBE_W HD_T
WORD16 *, WORD8 *, FLOAT32 *, const UWORD8 *, const WORD8 *	p_inp	input_height* input width* input_channels	Input cube, fixed, floating point, asym8u or asym8s in SHAPE_CUBE_D WH or SHAPE_CUBE_W HD_T
WORD16 *, WORD8 *, FLOAT32 *, const WORD32 *	p_bias	input_channels*chann els_multiplier	Bias vector, fixed or floating point
WORD32	input_height		Input height
WORD32	input_width		Input width
WORD32	input_channels		Number of input channels
WORD32	kernel_height		Kernel height
WORD32	kernel_width		Kernel width
WORD32	channels_multipl ier		Multiplier value for each input channel
WORD32	x_stride		Horizontal stride over input
WORD32	y_stride		Vertical stride over input
WORD32	x_padding		Left padding width on input
WORD32	y_padding		Right padding height on input
WORD32	out_height		Output height
WORD32	out_width		Output width
WORD32	acc_shift		Shift applied to accumulator
WORD32	bias_shift		Shift applied to bias
WORD32	input_zero_bias		Zero offset of input
WORD32	kernel_zero_bias		Zero offset of kernel
WORD32	out_multiplier		Multiplier value of output
WORD32	out_shift		Shift value of output
WORD32 *	p_out_multiplier	input_channels*chann els_multiplier	Array of multiplier values of output



Туре	Name	Size	Description
WORD32 *	p_out_shift	input_channels*chann els_multiplier	Array of shift values of output
WORD32	out_zero_bias		Zero offset of output
WORD32	inp_data_format		Input and Kernel data format 0:SHAPE_CUBE_ DWH_T 1:SHAPE_CUBE_ WHD_T
WORD32	out_data_format		Output data format 0:SHAPE_CUBE_ DWH_T
VOID *	p_scratch	<pre>xa_nn_conv2d_depthwi     se_getsize()</pre>	Scratch memory pointer
Output			
WORD16 *, WORD8 *, UWORD8 * FLOAT32 *,	p_out	out_height* out width* input_channels* channels_multiplier	Output cube, fixed, floating point, asym8u or asym8s, in SHAPE_CUBE_D WH_T

# **Returns**

- 0: no error
- -1: error, invalid parameters

# Restrictions

Arguments	Restrictions	
p_out, p_ker, p_inp, p_bias,	Cannot be NULL	
	Should not overlap	
	Aligned on <size element="" of="" one=""> boundary</size>	
p_scratch	Cannot be NULL	
	Should not overlap with other buffers	
	Aligned on 16-byte boundary	
	For p_scratch - memory size >= size	
	returned by	
	xa_nn_conv2d_depthwise_getsize(	
	)	
p_out_multiplier	Cannot be NULL	
	Should not overlap	
	Aligned on 4-byte boundry	
p_out_shift	Cannot be NULL	
	Should not overlap	
	Aligned on 4-byte boundry	
	Each 32-bit value should be in range [-31 31]	



<pre>input_height, input_width, input_channels</pre>	Greater than or equal to 1
kernel_height	{1,2,, input_height}
kernel_width	{1,2,, input_width}
channels_multiplier	Greater than or equal to 1
x_stride	{1,2,, kernel_width}
y_stride	{1,2,, kernel_height}
x_padding, y_padding	Greater than or equal to 0
out_height, out_width	Greater than or equal to 1
<pre>acc_shift,bias_shift, out shift</pre>	{-31 31} for fixed point and quantized 8-bit APIs
input_zero_bias	{-255,, 0} for asym8u input, {-127, 128} for asym8s input
kernel_zero_bias	{-255, 0} for asym8u kernel
out_zero_bias	{0,,255} for asym8u output, {-128, 127} for asym8s output
out_multiplier	Greater than 0
inp_data_format	can be 0: SHAPE_CUBE_DWH_T or 1: SHAPE_CUBE_WHD_T
out_data_format	must be 0: SHAPE_CUBE_DWH_T

# 3.2.3.2 Pointwise 2D Convolution Kernel

## **Description**

These kernels perform pointwise multiplication of input cube (input\_height x input\_width x input\_channels) with kernel vector (input\_channels) in depth dimension to produce output 2D plane (input\_height x input\_width). Thus, with out\_channels kernel vectors, output cube of dimension (input\_height x input\_width x out\_channels) is produced. Bias is added to the pointwise multiplication output. There is one bias value for each output 2D plane; that is, bias is a vector of dimension out\_channels.

The bias\_shift and acc\_shift arguments are provided in kernel API to adjust Q format of bias and output respectively. Both bias\_shift and acc\_shift can be either positive or negative, where positive value denotes a left shift and negative value denotes a right shift.

bias\_shift is the shift in number of bits applied to the bias to make it in the same Q format as convolution - accumulation result. acc\_shift is the shift in number of bits applied to the accumulator to obtain the output in desired Q format.

**Note:** acc\_shift and bias\_shift are not relevant in case of floating point kernels and quantized 8-bit kernels.

For conversion from higher precision accumulator to lower precision output, symmetric rounding is used.

These kernels expect input cube in SHAPE\_CUBE\_DWH\_T shape type, kernel as matrix, bias as vector and produce output cube in SHAPE\_CUBE\_WHD\_T or SHAPE\_CUBE\_DWH\_T (only for 8x8, asym8uxasym8u and per\_chan\_sym8sxasym8s kernels) shape type. The out\_data\_format argument



to kernel API must be always 1 except for 8x8 and quantized 8-bit kernels for which it can be 0 or 1 indicating SHAPE\_CUBE\_DWH\_T and SHAPE\_CUBE\_WHD\_T respectively.

Function variants available are xa\_nn\_conv2d\_pointwise\_[p], where:

[p]: precision in bits

#### **Precision**

There are six variants available:

Туре	Description	
16x16	16-bit kernel, 16-bit input, 16-bit output	
8x16	8-bit kernel, 16-bit input, 16-bit output	
8x8	8-bit kernel, 8-bit input, 8-bit output	
f32	float32 kernel, float32 input, float32 output	
asym8uxasym8u	asym8u kernel, asym8u input, asym8u output	
per_chan_sym8sxasym8s	per channel quantized sym8s kernel, asym8s input, asym8s	
	output	

#### **Algorithm**

$$\begin{split} z_{h,w,d} &= 2^{acc\text{-}shift} \left( \sum_{k=0}^{I_C-1} in_{h,w,k} \cdot ker_{d,0,0,k} + 2^{bias\text{-}shift} \, b_{0,0,d} \, \right) \\ h &= 0, \dots \overline{input\text{-}height-1}, w = 0, \dots \overline{input\text{-}width-1}, \\ d &= 0, \dots \overline{out_{channels}-1} \end{split}$$

In case of floating-point kernel and quantized 8-bit kernels, acc\_shift=0 and bias\_shift=0. Thus,  $2^{acc-shift} = 2^{bias-shift} = 1$ 

*in, ker* denote the p\_inp, and p\_ker shapes respectively.

 $I_{C}$  denotes input\_channels

b denotes the bias shape

```
WORD32 xa_nn_conv2d_pointwise_16x16

(WORD16 * p_out, WORD16 * p_ker, WORD16 * _inp, WORD16 * p_bias, WORD32 input_height, WORD32 input_width, WORD32 input_channels, WORD32 out_channels, WORD32 acc_shift, WORD32 bias_shift, WORD32 out_data_format);

WORD32 xa_nn_conv2d_pointwise_8x16

(WORD16 * p_out, WORD8 * p_ker, WORD32 input_width, WORD32 input_channels, WORD32 input_height, WORD32 input_width, WORD32 input_channels, WORD32 out_channels, WORD32 input_width, WORD32 bias_shift, WORD32 out_data_format);

WORD32 xa_nn_conv2d_pointwise_8x8

(WORD8 * p_out, WORD8 * p_ker, WORD8 * p_inp, WORD8 * p_bias, WORD32 input_height, WORD32 input_width, WORD8 * p_bias, WORD32 input_height, WORD32 input_width,
```



```
WORD32 input_channels,
                             WORD32 out_channels,
                                                           WORD32 acc_shift,
WORD32 bias_shift,
                             WORD32 out_data_format);
WORD32 xa_nn_conv2d_pointwise_f32
(FLOAT32 * p_out, const FLOAT32 * p_ker, const FLOAT32 * p_inp,
const FLOAT32 * p_bias, WORD32 input_height, WORD32 input_width,
WORD32 input_channels, WORD32 out_channels,
WORD32 out_data_format);
WORD32 xa_nn_conv2d_pointwise_asym8uxasym8u
(UWORD8 * p_out, const UWORD8 * p_ker, const UWORD8 * p_inp, WORD32 * p_bias, WORD32 input_height, WORD32 input_channels, WORD32 out_channels, WORD32 input_zero_bias,
WORD32 kernel zero bias, WORD32 out multiplier, WORD32 out shift,
WORD32 out zero bias, WORD32 out_data_format);
WORD32 xa_nn_conv2d_pointwise_asym8uxasym8u
(UWORD8 * p_out, const UWORD8 * p_ker, const UWORD8 * p_inp,
const WORD32 * p_bias, WORD32 input_height, WORD32 input_width,
WORD32 input_channels, WORD32 out_channels, WORD32 input_zero_bias, WORD32 out_multiplier, WORD32 out_shift,
WORD32 out zero bias, WORD32 out_data_format);
WORD32 xa_nn_conv2d_pointwise_per chan sym8sxasym8s
                   const WORD8 * p_ker, const WORD8 * p_inp,
(WORD8 * p_out,
const WORD32 * p_bias, WORD32 input_height, WORD32 input_width, WORD32 input_channels, WORD32 out_channels, WORD32 input_zero_bia
WORD32 * p_out_multiplier, WORD32 * p_out_shift, WORD32 out_zero_bias,
                                                          WORD32 input zero bias,
WORD32 out_data_format);
```

Туре	Name	Size	Description
Input			
WORD16 *, WORD8 *, const FLOAT32 *, const UWORD8 *, const WORD8 *	p_ker	out_channels * input_channels	Kernel matrix, fixed, floating point, asym8u or asym8s, (out_channels x input_channels)
WORD16 *, WORD8 *, const FLOAT32 *, const UWORD8 *, const WORD8 *	p_inp	<pre>input_height*   input width*   input_channels</pre>	Input cube, fixed or floating point, asym8u or sym8s, in SHAPE_CUBE_DWH_T
WORD16 *, WORD8 *, FLOAT32 *, const WORD32 *	p_bias	out_channels	Bias vector, fixed or floating point
WORD32	input_height		Input height
WORD32	input_width		Input width
WORD32	input_channels		Number of input channels
WORD32	out_channels		Number of output channels
WORD32	acc_shift		Shift applied to accumulator
WORD32	bias_shift		Shift applied to bias
WORD32	input_zero_bias		Zero offset of input



WORD32	kernel_zero_bias		Zero offset of kernel
WORD32	out_multiplier		Multiplier value of output
WORD32	out_shift		Shift value of output
WORD32	out_zero_bias		Zero offset of output
WORD32	out_data_format		Output data format
			0:SHAPE_CUBE_DWH_T
			1:SHAPE_CUBE_WHD_T
Output			
WORD16 *, WORD8 *, FLOAT32 *, UWORD8 *	p_out	<pre>(out_height*   out_width)*   out_channels</pre>	Output cube, fixed, floating point, asym8u or asym8s, as per the out_data_format
			argument.

# **Returns**

0: no error

-1: error, invalid parameters

# Restrictions

Arguments	Restrictions
p_out, p_ker, p_inp, p_bias	Cannot be NULL
	Should not overlap
	Aligned on 16-byte boundary except for 8x8 and
	quantized 8-bit kernels
input_height, input_width	Greater than or equal to 1
input_channels	Greater than or equal to 4, multiple of 4 except for
	8x8 and asym8u kernels
out_channels	Greater than or equal to 1
acc_shift, bias_shift,	{-31 31} for fixed point and quantized 8-bit APIs
out_shift	
input_zero_bias	{-255,, 0} for asym8u input, {-127, 128} for
	asym8s input
kernel_zero_bias	{-255, 0} for asym8u kernel
out_zero_bias	{0,,255} for asym8u output, {-128, 127} for
	asym8s output
out_multiplier	Greater than 0
out_data_format	Can be 0: SHAPE_CUBE_DWH_T or
	1: SHAPE_CUBE_WHD_T for 8x8 and quantized
	8-bit kernels. Must be 1 for other kernels.

# 3.3 Activation Kernels

# 3.3.1 Sigmoid

## **Description**

These kernels perform the sigmoid operation on input vector x and give output vector as y = sigmoid(x). Both the input and output vectors have size  $vec\_length$ .

The fixed-point kernels accept 32-bit input in Q6.25 format and give output in Q16.15 (32-bit), Q15 (16-bit), or Q7 (8-bit) format.

For the asym8u and asym8s kernels both the input and output are of asym8u and asym8s datatype respectively.

Function variants available are  $xa_nn_vec_sigmoid_[p]_[q]$ , where:

- [p]: Input precision in bits
- [q]: Output precision in bits

#### **Precision**

There are six variants available.

Туре	Description	
32_32	32-bit input, 32-bit output	
32_16	32-bit input, 16-bit output	
32_8	32-bit input, 8-bit output	
f32_f32	float32 input, float32 output	
asym8uxasym8u	asym8u input, asym8u output	
asym8sxasym8s	asym8s input, asym8s output	

# **Algorithm**

$$y_n = \frac{1}{1 + \exp(-x_n)}$$
,  $n = 0, \dots, \overline{vec\text{-length} - 1}$ 

```
WORD32 xa_nn_vec_sigmoid_32_32
(WORD32 * p_out, const WORD32 * p_vec,
                                                 WORD32 vec_length);
WORD32 xa_nn_vec_sigmoid_32_16
(WORD16 * p_out,
                        const WORD32 * p_vec,
                                                 WORD32 vec_length);
WORD32 xa_nn_vec_sigmoid_32_8
(WORD8 * p_out,
                         const WORD32 * p_vec,
                                                 WORD32 vec_length);
WORD32 xa_nn_vec_sigmoid_f32_f32
(FLOAT32 * p_out,
                        const FLOAT32 * p_vec,
                                                 WORD32 vec_length);
WORD32 xa_nn_vec_sigmoid_asym8u_asym8u
                const UWORD8 * p vec,
(UWORD8 * p out,
                                                 WORD32 zero point,
WORD32 input range radius, WORD32 input multiplier, WORD32 input left shift,
```



Туре	Name	Size	Description
Input			
const WORD32 *, const UWORD8 *, const FLOAT32 *, const WORD8 *	p_vec	vec_length	Input vector, Q6.25, floating point, asym8u or asym8s
WORD32	zero_point		bias value
WORD32	input_range_radius		Range radius: For asym8u output = $((x_i - zero\_point) < radius)$ ? sigmoid() : 255 output = $((x_i - zero\_point) > (-radius))$ ? sigmoid() : 0 For asym8s output = $((x_i - zero\_point) < radius)$ ? sigmoid() : 127 output = $((x_i - zero\_point) > (-radius))$ ? sigmoid() : -128
WORD32	input_multiplier		Multiplier value of input
WORD32	input_left_shift		Left Shift value of input
WORD32	vec_length		Length of input vector
Output			
WORD32 *, WORD16 *, WORD8 *, UWORD8 *, FLOAT32 *	p_out	vec_length	Output vector, fixed (Q16.15, Q15, Q7), floating point, asym8u or asym8s

#### **Returns**

- 0: no error
- -1: error, invalid parameters

#### Restrictions

Arguments	Restrictions	
p_vec, p_out	Should not overlap	
	Cannot be NULL	
zero_point	[0, 255] for asym8u	
	[-128, 127] for asym8s	
input_range_radius	[0, 255]	
input_left_shift	[-31, 31]	
input_multiplier	Shouldn't be less than 0.	



vec_length	Greater than 0
------------	----------------

## 3.3.2 Tanh

## **Description**

These kernels perform the hyperbolic tangent operation on input vector x and give output vector as  $y = \tanh(x)$ . Both the input and output vectors have size  $vec\_length$ .

The fixed-point kernels accept 32-bit input in Q6.25 format and give output in Q16.15 (32-bit), Q15 (16-bit), or Q7 (8-bit) format.

For the asym8s kernels both the input and output are of asym8s datatype.

Function variants available are xa\_nn\_vec\_tanh\_[p]\_[q], where:

- [p]: Input precision in bits
- [q]: Output precision in bits

#### **Precision**

There are five variants available:

Туре	Description	
32_32	32-bit input, 32-bit output	
32_16	32-bit input, 16-bit output	
32_8	32-bit input, 8-bit output	
f32_f32	float32 input, float32 output	
asym8sxasym8s	asym8s input, asym8s output	

## **Algorithm**

$$y_n = \tanh(x_n)$$
,  $n = 0, \dots, \overline{vec\text{-length} - 1}$ 

```
WORD32 xa_nn_vec_tanh_32_32
(WORD32 * p_out, const WORD32 * p_vec,
                                                WORD32 vec_length);
WORD32 xa_nn_vec_tanh_32_16
(WORD16 * p_out,
                       const WORD32 * p_vec,
                                                WORD32 vec_length);
WORD32 xa_nn_vec_tanh_32_8
(WORD8 * p_out,
                        const WORD32 * p_vec,
                                                WORD32 vec_length);
WORD32 xa_nn_vec_tanh_f32_f32
(FLOAT32 * p_out, const FLOAT32 * p_vec,
                                                WORD32 vec_length);
WORD32 xa_nn_vec_tanh_asym8s_asym8s
(WORD8 * p_out,
               const WORD8 * p vec,
                                                WORD32 zero_point,
WORD32 input range radius, WORD32 input multiplier, WORD32 input left shift,
WORD32 vec length);
```



Туре	Name	Size	Description
Input			
const WORD32 *, const FLOAT32 *, const WORD8 *	p_vec	vec_length	Input vector, Q6.25, floating point or asym8s
WORD32	zero_point		Bias value
WORD32	input_range_radius		Range radius: output = ((x <sub>i</sub> - zero_point) < radius)? tanh() : 127 output = ((x <sub>i</sub> - zero_point) > (-radius))? tanh() : -128
WORD32	input_multiplier		Multiplier value of input
WORD32	input_left_shift		Left shift value of input
WORD32	vec_length		Length of input vector
Output			
WORD32 *, WORD16 *, WORD8 *, FLOAT32 *	p_out	vec_length	Output vector, fixed (Q16.15, Q15, Q7), floating point or asym8s

## **Returns**

- 0: no error
- -1: error, invalid parameters

# **Restrictions**

Arguments	Restrictions
p_vec, p_out	Should not overlap
	Cannot be NULL
zero_point	[-128, 127]
input_range_radius	[0, 255]
input_multiplier	Shouldn't be less than 0
vec_length	Greater than 0

# 3.3.3 Rectifier Linear Unit (ReLU)

## **Description**

These kernels compute the rectifier linear unit function of input vector x and give output vector as y = relu(x). Both the input and output vectors have size  $vec\_length$ .

The fixed-point routines accept 32-bit input in Q6.25 format and gives 32-bit output in Q16.15 format.

The threshold argument to relu kernel API allows to set upper threshold for proper compression of output signal and is expected in Q16.15 format. In relu1 and relu6 kernels, the thresholds are set to 1 and 6, respectively.

For the asym8u and asym8s kernels, the quantized input is requantized and applied the standard ReLU function to give the output. The threshold argument is not applicable for quantized ReLU kernels.

The standard ReLU kernels relu std can be used when the threshold is not required.

Function variants available are xa\_nn\_vec\_relu\_[p]\_[q], xa\_nn\_vec\_relu1\_[p]\_[q], and xa\_nn\_vec\_relu6\_[p]\_[q], where:

- [p]: Input precision in bits
- [q]: Output precision in bits

#### **Precision**

There are six variants available:

Туре	Description
32_32	32-bit input, 32-bit output
f32_f32	float32 input, float32 output
16_16	16-bit input, 16-bit output
8_8	8-bit input, 8-bit output
asym8u_asym8u	asym8u input, asym8u output
asym8s_asym8s	asym8s input, asym8s output

#### **Algorithm**

```
y_n = \max(0, \min(x_n, K)), \qquad n = 0, \dots, \overline{vec\text{-length} - 1}
```

K represents threshold



```
WORD32 xa_nn_vec_relu_16_16
(WORD16 * p_out,
                  const WORD16 * p_vec, WORD16 threshold,
WORD32 vec_length);
WORD32 xa_nn_vec_relu_8_8
(WORD8 * p_out,
                  const WORD8 * p_vec, WORD8 threshold,
WORD32 vec_length);
WORD32 xa_nn_vec_relu_asym8u_asym8u
(UWORD8 * p_out, const UWORD8 * p_vec,WORD32 inp_zero_bias, WORD32 out_multiplier, WORD32 out_shift, WORD32 out_zero_bias,
WORD32 quantized activation min, WORD32 quantized activation max,
WORD32 vec length);
WORD32 xa nn vec relu asym8s asym8s
(WORD8 * p_out, const WORD8 * p_vec, WORD32 inp_zero_bias, WORD32 out_multiplier, WORD32 out_shift, WORD32 out_zero_bias,
WORD32 quantized activation min, WORD32 quantized activation max,
WORD32 vec_length);
WORD32 xa_nn_vec_relu1_32_32
(WORD32 * p_out, const WORD32 * p_vec, WORD32 vec_length);
WORD32 xa_nn_vec_relu1_f32_f32
(FLOAT32 * p_out, const FLOAT32 * p_vec, WORD32 vec_length);
WORD32 xa_nn_vec_relu6_32_32
(WORD32 * p_out, const WORD32 * p_vec, WORD32 vec_length);
WORD32 xa_nn_vec_relu6_f32_f32
(FLOAT32 * p_out, const FLOAT32 * p_vec, WORD32 vec_length);
WORD32 xa_nn_vec_relu_std 32 32
(WORD32 * p_out, const WORD32 * p_vec, WORD32 vec_length);
WORD32 xa_nn_vec_relu_std_f32_f32
(FLOAT32 * p_out, const FLOAT32 * p_vec, WORD32 vec_length);
WORD32 xa_nn_vec_relu_std_16_16
(WORD16 * p_out, const WORD16 * p_vec, WORD32 vec_length);
WORD32 xa_nn_vec_relu_std_8_8
(WORD8 * p_out, const WORD8 * p_vec, WORD32 vec_length);
```

Туре	Name	Size	Description
Input			
const WORD32 *, const FLOAT32 *, const WORD16 *, const WORD8 *, const UWORD8 *	p_vec	vec_length	Input vector, fixed-point, floating point, asym8u or asym8s
WORD32	inp_zero_bias		Zero bias value for input vector
WORD32	out_multipler		Fixed-point multiplier value for output
WORD32	out_shift		Shift value for output
WORD32	vec_length		length of input vector
WORD32	out_zero_bias		Zero bias value for output vector
WORD32	quantized_act ivation min		Lower threshold value, quantized.
WORD32, FLOAT32	quantized_act ivation_max		Upper threshold value, quantized
WORD32 FLOAT32 WORD16 WORD8	threshold		threshold, fixed or floating point



Output			
WORD32 *, FLOAT32 *,	p_out	vec_length	Output vector, fixed-point, floating
WORD16 *,			point, asym8u or asym8s
WORD8 *,			
UWORD8 *			

## **Returns**

0: no error

-1: error, invalid parameters

# Restrictions

Arguments	Restrictions
p_vec, p_out	Should not overlap
	Cannot be NULL
inp_zero_bias,	{0,,255} for asym8u, {-128, 127} for asym8s
out_zero_bias	input
out_multiplier	Shouldn't be less than 0.
out_shift	{-31,, 31}
quantized_activation_min	{0,,255} for asym8u output, {-128, 127} for
quantized_activation_max	asym8s output
	quantized_activation_min < quantized_activation_max

## 3.3.4 Softmax

## **Description**

These kernels compute the softmax (normalized exponential function) of input vector x and give output vector as y = softmax(x). Both the input and output vectors have size  $vec\_length$ .

The fixed-point kernels accept 32-bit input in Q6.25 format and give 32-bit output in Q16.15 format.

For the asym8u kernels, both the input and output are of the same precision and for asym8s kernels, the input is asym8s and the output precision can be asym8s or 16-bit.

Function variants available are xa\_nn\_vec\_softmax\_[p]\_[q], where:

- [p]: Input precision in bits
- [q]: Output precision in bits

#### **Precision**

There are five variants available:

Туре	Description
32_32	32-bit input, 32-bit output
f32_f32	float32 input, float32 output
asym8u_asym8u	asym8u input, asym8u output
asym8s_asym8s	asym8s input, asym8s output
asym8s_16	asym8s input, 16-bit output

### **Algorithm**

$$y_n = \frac{\exp(x_n)}{\sum_k \exp(x_k)}, \quad n = 0, \dots, \overline{vec\text{-length} - 1}$$

```
WORD32 xa_nn_vec_softmax_32_32

(WORD32 * p_out, const WORD32 * p_vec, WORD32 vec_length);

WORD32 xa_nn_vec_softmax_f32_f32

(FLOAT32 * p_out, const FLOAT32 * p_vec, WORD32 vec_length);

WORD32 xa_nn_vec_softmax_asym8u_asym8u

(UWORD8 * p_out, const UWORD8 * p_vec, WORD32 diffmin,

WORD32 input_left_shift, WORD32 input_multiplier,

WORD32 vec_length, pVOID p_scratch);

WORD32 xa_nn_vec_softmax_asym8s_asym8s

(WORD8 * p_out, const WORD8 * p_vec, WORD32 diffmin,

WORD32 input_left_shift, WORD32 input_multiplier,

WORD32 vec_length, pVOID p_scratch);

WORD32 vec_length, pVOID p_scratch);

WORD32 xa_nn_vec_softmax_asym8s_16

(WORD16 * p_out, const WORD8 * p_vec, WORD32 diffmin,

WORD32 input_left_shift, WORD32 input_multiplier,

WORD32 vec_length, pVOID p_scratch);
```



Туре	Name	Size	Description
Input			
WORD32 *, FLOAT32 *, const UWORD8 *, const WORD8 *	p_vec	vec_length	Input vector, Q6.25, floating point, asym8u or asym8s
WORD32	diffmin		Diffmin value: output = ((x <sub>i</sub> – max) > diffmin) ? softmax(): 0
WORD32	input_ left_shift		left shift value of input
WORD32	input_ multiplier		multiplier value of input
WORD32	vec_length		Length of input vector
Output			
WORD32 *, FLOAT32 *, UWORD8 *, WORD8 *, WORD16 *	p_out	vec_length	Output vector, Q16.15, floating point, asym8u, asym8s or 16-bit.
Temporary			
VOID *,	p_scratch		Scratch (temporary) memory pointer

#### **Returns**

- 0: no error
- -1: error, invalid parameters

#### Restrictions

Arguments	Restrictions
p_vec, p_out	Should not overlap
	Cannot be NULL
input_left_shift	[-31, 31]
input_multiplier	Shouldn't be less than 0.
vec_length	Greater than 0

# 3.3.5 Activation Min Max

## **Description**

These kernels compute the activation minimum and maximum value of input vector x and give output vector as y = activation min max(x). Both the input and output vectors have size num elm.

For activation min max kernels, the input precision and the output precision are same.

The activation\_min and activation\_max arguments to the kernel API allow to set the threshold for proper compression of the output. The kernel is a generic implementation of the ReLU function.



Function variant available is xa\_nn\_vec\_activation min max\_[p]\_[q], where:

- [p]: Input precision in bits
- [q]: Output precision in bits

#### **Precision**

There are four variants available:

Туре	Description
f32_f32	float32 input, float32 output
asym8uxasym8u	asym8u input, asym8u output
16_16	16-bit input, 16-bit output
8_8	8-bit input, 8-bit output

## **Algorithm**

```
y_n = \max(activation\_min, \min(x_n, activation\_max)), n = 0, \dots, \overline{vec\_length - 1} activation\_min represents lower threshold.
```

activation\_max represents upper threshold.

## **Prototype**

```
WORD32 xa_nn_vec_activation_min_max_f32_f32
(FLOAT32 * p_out, const FLOAT32 * p_vec, FLOAT32 activation_min, FLOAT32 activation_max, WORD32 vec_length);
WORD32 xa_nn_vec_activation_min_max_asym8u_asym8u
(UWORD8 * p_out, const UWORD8 * p_vec, int activation_min, int activation_max, WORD32 vec_length);
WORD32 xa_nn_vec_activation_min_max_16_16
(WORD16 * p_out, const WORD16 * p_vec, int activation_min, int activation_max, WORD32 vec_length);
WORD32 xa_nn_vec_activation_min_max_8_8
(WORD8 * p_out, const WORD8 * p_vec, int activation_min, int activation_max, WORD32 vec_length);
word32 xa_nn_vec_activation_min_max_8_8
(WORD8 * p_out, const WORD8 * p_vec, int activation_min, int activation_max, WORD32 vec_length);
```

Туре	Name	Size	Description
Input			
const UWORD8 *, const FLOAT32 *, const WORD16 *, const WORD8 *	p_vec	vec_length	Input vector, floating- point,asym8u or fixed point.
WORD32	vec_length		Length of input vector
WORD32, FLOAT32	activation_min		Lower threshold value, floating- point, asym8u or fixed point.
WORD32, FLOAT32	activation_max		Upper threshold value, floating- point, asym8u or fixed point



Output			
UWORD8 *, FLOAT32 *, WORD16 *, WORD8 *	p_out	vec_length	Output vector, floating-point, asym8u or fixed point

#### Returns

- 0: no error
- -1: error, invalid parameters

#### Restrictions

Arguments	Restrictions
p_vec, p_out	Aligned on (size of one element)-byte boundary
	Cannot be NULL

## 3.3.6 Hard Swish

## **Description**

These kernels compute the hard-swish function of input vector x and give output vector as y = hard swish(x). Both the input and output vectors have size  $vec\_length$ .

The hard-swish activation function is a type of activation function based on swish but replaces the computationally expensive sigmoid function by ReLU6.

Function variants available are xa\_nn\_vec\_hard swish\_[p]\_[q], where:

- [p]: Input precision in bits
- [q]: Output precision in bits

#### **Precision**

There is one variant available:

Туре	Description	
asym8s_asym8s	asym8s input, asym8s output	

### **Algorithm**

$$y_n = x_n * [ReLU6(x_n + 3)/6], \quad n = 0, \dots, \overline{vec\text{-length} - 1}$$

```
WORD32 xa_nn_vec_hard_swish_asym8s_asym8s
(WORD8 * p_out, const WORD8 * p_vec, WORD32 inp_zero_bias, WORD16 reluish_multiplier, WORD32 reluish_shift, WORD32 out_shift, WORD32 out_zero_bias, WORD32 vec_length);
```



Туре	Name	Size	Description	
Input				
const WORD8 *	p_vec	vec_length	Input vector, asym8s	
WORD32	inp_zero_bias		Zero bias value for input vector	
WORD16	reluish_multi pler		Fixed-point multiplier value for reluish scale	
WORD32	reluish_shift		Shift value for reluish scale	
WORD16	out_multipler		Fixed-point multiplier value for output	
WORD32	out_shift		Shift value for output	
WORD32	out_zero_bias		Zero bias value for output vector	
WORD32	vec_length		length of input vector	
Output	Output			
WORD8 *	p_out	vec_length	Output vector, asym8s	

#### **Returns**

- 0: no error
- -1: error, invalid parameters

#### Restrictions

Arguments	Restrictions
p_vec, p_out	Cannot be NULL
	Should not overlap (the two pointers could be
	same, inplace operation is possible)
inp_zero_bias,	{-128, 127} for asym8s datatype
out_zero_bias	, , , , ,
out_multiplier,	Shouldn't be less than 0
reluish_multiplier	
out_shift,reluish_shift	{-31,, 31}

# 3.3.7 Parametric ReLU (PReLU)

# **Description**

These kernels compute the Parametric ReLU function of input vector x and give output vector as y = prelu(x). Both the input and output vectors have size  $vec\_length$ .

The PReLU activation function acts like a standard ReLU function for input values greater than or equal to 0. For input values less than 0, a learnable parameter alpha(a) is multiplied with input to get the output.

Function variants available are xa\_nn\_vec\_prelu\_[p]\_[q], where:

- [p]: Input precision in bits
- [q]: Output precision in bits



#### **Precision**

There is one variant available:

Туре	Description	
asym8s_asym8s	asym8s input, asym8s output	

# **Algorithm**

```
y_n = x_n, when x_n \ge 0 n = 0, ..., \overline{vec\text{-length} - 1} y_n = ax_n, when x_n < 0
```

where a is the learnable parameter alpha.

## **Prototype**

```
WORD32 xa_nn_vec_prelu_asym8s_asym8s
(WORD8 * p_out, const WORD8 * p_vec, const WORD8 * p_vec_alpha,
WORD32 inp_zero_bias, WORD32 alpha_zero_bias, WORD32 alpha_multiplier,
WORD32 alpha_shift, WORD32 out_multiplier, WORD32 out_shift,
WORD32 out_zero_bias, WORD32 vec_length);
```

## **Arguments**

Туре	Name	Size	Description		
Input	Input				
const WORD8 *	p_vec	vec_length	Input vector, asym8s		
const WORD8 *	p_vec_alpha	vec_length	alpha input vector, asym8s		
WORD32	inp_zero_bias		Zero bias value for input vector		
WORD32	alpha_zero_bias		Zero bias value for alpha input vector		
WORD16	alpha_multipler		Fixed-point multiplier value for alpha input.		
WORD32	alpha_shift		Shift value for alpha input.		
WORD16	out_multipler		Fixed-point multiplier value for output		
WORD32	out_shift		Shift value for output		
WORD32	out_zero_bias		Zero bias value for output vector		
WORD32	vec_length		length of input vector		
Output					
WORD8 *	p_out	vec_length	Output vector, asym8s		

#### **Returns**

- 0: no error
- -1: error, invalid parameters



#### Restrictions

Arguments	Restrictions	
p_vec, p_out	Cannot be NULL Should not overlap (the two pointers could be	
	same, inplace operation is possible)	
inp_zero_bias, alpha zero bias	{-127, 128} for asym8s datatype	
out_zero_bias	{-128, 127} for asym8s datatype	
out_multiplier, alpha_multiplier	Shouldn't be less than 0	
out_shift,alpha_shift	{-31,, 31}	

# 3.4 Pooling Kernels

# 3.4.1 Average Pool Kernel

## **Description**

These kernels compute 2D average pool on a set of input planes (matrices) x and give a set of planes y as output.

The pooling region is defined by kernel\_height and kernel\_width. It is shifted over the input plane in steps of x\_stride horizontally and in steps of y\_stride vertically to generate the specified output plane size. The input is extended by zero padding as specified by the padding region. The padding is determined by the parameters x\_padding, y\_padding for left and top side padding respectively, and out\_width, out\_height for right and bottom padding respectively. Around the edges of input planes, if only a part of pooling region is covering input plane then only the average of those elements is calculated, and the denominator is the number of elements from input in current pooling region.

The average pool kernels accept input as 8-bit, 16-bit integer, asym8u or single precision floating point format and give output in the same precision as input.

These kernels require temporary buffer for average pool computation. This temporary buffer is provided by the p\_scratch argument of kernel API. The size of the temporary buffer should be queried using  $xa_nn_avgpool_getsize()$  helper API.

These kernels expect input cube in SHAPE\_CUBE\_WHD\_T and SHAPE\_CUBE\_DWH\_T shape type and produce output cube in SHAPE\_CUBE\_WHD\_T and SHAPE\_CUBE\_DWH\_T shape type respectively. The inp\_data\_format and out\_data\_format arguments to the kernel API can be 0 or 1 to indicate input and output cube shapes respectively.

The value of inp data format and out\_data\_format must be equal.

Note, the fixed-point 8-bit average pool kernel, xa\_nn\_avgpool\_8 can be used for the quantized int8 datatype.



Function variants available are xa\_nn\_avgpool\_[p], where:

[p]: Input and Output precision in bits

#### **Precision**

There are four variants available:

Туре	Description	
8	8-bit input, 8-bit output	
16	16-bit input, 16-bit output	
f32	float32 input, float32 output	
asym8u	asym8u input, asym8u output	

## **Algorithm**

$$\begin{split} z_{h,w,d} &= \frac{1}{K_H K_W} \left( \sum_{i=0}^{K_H-1} \sum_{j=0}^{K_W-1} in_{(h*y-stride+i),(w*x-stride+j),d)} \right) \\ h &= 0, \dots, \underbrace{out-height-1}_{out-channels-1}, w = 0, \dots, \underbrace{out-width-1}_{out-width-1}, \end{split}$$

in denotes padded input cube, z denotes output

 $K_H$ ,  $K_W$  denote kernel\_height, kernel\_width respectively.

```
WORD32 xa_nn_avgpool_getsize
(WORD32 input_channels, WORD32 inp_precision, WORD32 out_precision, WORD32 input_height, WORD32 input_width, WORD32 kernel_height, WORD32 x_stride, WORD32 x_padding, WORD32 y_padding, WORD32 out_height, WORD32 out_width, WORD32 inp_data_format, WORD32 out_data_format);

WORD32 xa_nn_avgpool_8
(WORD8 * p_out, const WORD8 * p_inp, WORD32 input_height, WORD32 input_width, WORD32 input_channels, WORD32 kernel_height, WORD32 x_padding, WORD32 x_stride, WORD32 x_padding, WORD32 y_padding, WORD32 out_height, WORD32 out_width, WORD32 inp_data_format, WORD32 out_height, WORD32 out_width, WORD32 inp_data_format, WORD32 out_data_format,

VOID * p_scratch);
WORD32 input_width, WORD32 input_channels, WORD32 input_height, WORD32 input_width, WORD32 input_channels, WORD32 kernel_height, WORD32 input_width, WORD32 x_stride, WORD32 y_stride,

WORD32 x_padding, WORD32 y_padding, WORD32 out_height, WORD32 out_width, WORD32 inp_data_format, WORD32 out_height, WORD32 out_width, WORD32 inp_data_format, WORD32 out_height, WORD32 inp_data_format, WORD32 input_height, WORD32 inp_data_format, WORD32 input_height, WORD32 input_width, WORD32 inp_data_format, WORD32 input_height, WORD32 input_width, WORD32 input_channels, WORD32 out_height, WORD32 out_height, WORD32 input_data_format, WORD32 out_height, WORD32 out_height, WORD32 input_data_format, WORD32 out_height, WORD32 out_height, WORD32 out_height, WORD32 out_height, WORD32 input_data_format, WORD32 out_height, WORD32 out_height, WORD32 input_data_format, WORD32 out_height, WORD32 out_data_format, WORD32 out_height, WORD32 out_height, WORD32 out_data_format, WORD32 out_height, WORD32 out_height, WORD32 out_height, WORD32 out_height, WORD32 ou
```



```
VOID * p_scratch);
WORD32 xa_nn_avgpool_asym8u
(UWORD8* p_out, const UWORD8* p_inp, WORD32 input_height,
WORD32 input_width, WORD32 input_channels, WORD32 kernel_height,
WORD32 kernel_width, WORD32 x_stride, WORD32 y_stride,
WORD32 x_padding, WORD32 y_padding, WORD32 out_height,
WORD32 out_width, WORD32 inp_data_format, WORD32 out_data_format,
VOID *p_scratch);
```

Туре	Name	Size	Description	
Input				
const WORD8 *, const WORD16 *, const UWORD8 *, const FLOAT32 *	p_inp	<pre>input_height *   input_width *   input_channels</pre>	Input cube	
WORD32	input_height		Input height	
WORD32	input_width		Input width	
WORD32	input_channels		Input number of channels	
WORD32	kernel_height		Pooling window height	
WORD32	kernel_width		Pooling window width	
WORD32	x_stride		Horizontal stride over input	
WORD32	y_stride		Vertical stride over input	
WORD32	x_padding		Left padding width on input	
WORD32	y_padding		Top padding height on input	
WORD32	out_height		Output height	
WORD32	out_width		Output width	
WORD32	inp_data_format		Input data format  0:SHAPE_CUBE_DWH_T  1:SHAPE_CUBE_WHD_T	
WORD32	out_data_format		Output data format: 0:SHAPE_CUBE_DWH_T 1:SHAPE_CUBE_WHD_T	
Output				
WORD8 *, WORD16 *, UWORD8 *, FLOAT32 *	p_out	<pre>out_height *   out_width *   input_channels</pre>	Output cube	
Temporary				
VOID *	p_scratch	xa_nn_avgpool_ getsize()	Temporary / scratch memory	

#### Returns

- 0: no error
- -1: error, invalid parameters



#### Restrictions

Arguments	Restrictions	
p_inp, p_out	Cannot be NULL	
	Should not overlap	
p_scratch	Cannot be NULL	
	Should not overlap	
	Memory size ≥ size returned by	
	xa_nn_avgpool_getsize()	
input_height, input_width	Greater than or equal to 1	
input_channels	Greater than or equal to 1	
kernel_height	{1, 2,, min(input_height, 256)} (for 8-bit and 16-	
	bit)	
	{1, 2,, input_height} (for float32)	
kernel_width	{1, 2,, min(input_width, 256)} (for 8-bit and 16-	
	bit)	
	{1, 2,, input_width} (for float32)	
x_stride, y_stride	Greater than or equal to 1	
x_padding, y_padding	Greater than or equal to 0	
out_height, out_width	greater than or equal to 1	
inp_data_format	Can be 0: SHAPE_CUBE_DWH_T or	
	1: SHAPE_CUBE_WHD_T	
out_data_format	Must be equal to inp_data_format	

# 3.4.2 Max Pool Kernel

# **Description**

These kernels perform 2D max pooling operation over a set of input planes x and give as output, a set of planes y.

The pooling region is defined by  $kernel\_height$  and  $kernel\_width$ . It is shifted over the input plane horizontally in steps of  $x\_stride$  and vertically in steps of  $y\_stride$  to generate the specified output plane size.

The input plane, padded with the maximum negative values is considered while performing the max pooling operation. The padding region is determined by the parameters  $x_{padding}$ ,  $y_{padding}$  for left and top side padding respectively, and  $out_{width}$ ,  $out_{height}$  for right and bottom padding respectively.

The max pool kernels accept input as 8-bit, 16-bit integer, asym8u or single precision floating point format and give output in the same precision as input.

These kernels require temporary buffer for max pool computation. This temporary buffer is provided by the p\_scratch argument of kernel API. The size of the temporary buffer should be queried using the xa\_nn\_maxpool\_getsize() helper API.

These kernels expect input cube in SHAPE\_CUBE\_WHD\_T and SHAPE\_CUBE\_DWH\_T shape type and produce output cube in SHAPE\_CUBE\_WHD\_T and SHAPE\_CUBE\_DWH\_T shape type respectively. The



<code>inp\_data\_format</code> and <code>out\_data\_format</code> arguments to the kernel API can be 0 or 1 to indicate input and output cube shapes respectively.

The value of inp data format and out\_data\_format must be equal.

Note, the fixed-point 8-bit max pool kernel,  $xa_nn_maxpool_8$  can be used for the quantized int8 datatype.

Function variants available are xa\_nn\_maxpool\_[p], where:

[p]: Input and Output precision in bits

#### **Precision**

There are four variants available:

Туре	Description	
8	8-bit input, 8-bit output	
16	16-bit input, 16-bit output	
f32	float32 input, float32 output	
asym8u	asym8u input, asym8u output	

## **Algorithm**

$$\begin{split} z_{h,w,d} &= \max \left( i n_{(h*y-stride+i),(w*x-stride+j),d)} \right) \\ h &= 0, \dots, \underbrace{out-height-1}_{out-channels-1}, \quad w = 0, \dots, \underbrace{out-width-1}_{out-width-1}, \\ d &= 0, \dots, \underbrace{out-channels-1}_{i=0, \dots, K_H-1, \quad j=0, \dots, K_W-1} \end{split}$$

in denotes padded input cube, z denotes output.

 $K_H$ ,  $K_W$  denote kernel\_height, kernel\_width respectively.



## **Prototype**

```
WORD32 xa nn maxpool getsize
(WORD32 input_channels, WORD32 inp_precision, WORD32 out_precision,
 WORD32 input_height, WORD32 input_width, WORD32 kernel_height, WORD32 kernel_width, WORD32 x_stride, WORD32 y_stride, WORD32 x_padding, WORD32 y_padding, WORD32 out_height, WORD32 out_width, WORD32 inp_data_format, WORD32 out_data_format);
WORD32 xa_nn_maxpool_8
(WORD8 * p_out, const WORD8 * p_inp, WORD32 input_height, WORD32 input_width, WORD32 input_channels, WORD32 kernel_height, WORD32 kernel_width, WORD32 x_stride, WORD32 y_stride, WORD32 x_padding, WORD32 y_padding, WORD32 out_height, WORD32 out_width, WORD32 out_data_format,
 VOID * p_scratch);
WORD32 xa_nn_maxpool_16
(WORD16 * p_out, const WORD16 * p_inp, WORD32 input_height,
WORD32 input_width, WORD32 input_channels, WORD32 kernel_height,
WORD32 kernel_width, WORD32 x_stride, WORD32 y_stride, WORD32 x_padding, WORD32 y_padding, WORD32 out_height, WORD32 out_width, WORD32 out_data_format,
 VOID * p_scratch);
WORD32 xa_nn_maxpool_f32
(FLOAT32 * p_out, const FLOAT32 * p_inp, WORD32 input_height, WORD32 input_width, WORD32 input_channels, WORD32 kernel_height,
WORD32 Imput_width, WORD32 x_stride, WORD32 y_stride, WORD32 x_padding, WORD32 y_padding, WORD32 out_height, WORD32 out_width, WORD32 out_data_format,
 VOID * p_scratch);
WORD32 xa nn maxpool_asym8u
 (UWORD8* p_out, const UWORD8* p_inp, WORD32 input_height, WORD32 input_width, WORD32 input_channels WORD32
(UWORD8* p_out,
 WORD32 Input width, WORD32 Input channels, WORD32 kernel_kernel, WORD32 x_stride, WORD32 y_stride, WORD32 x_padding, WORD32 y_padding, WORD32 out_height, WORD32 out_width, WORD32 inp_data_format, WORD32 out_data_format,
 VOID *p scratch);
```

Туре	Name	Size	Description
Input			
const WORD8 *, const WORD16 *, const UWORD8 *, const FLOAT32 *	p_inp	<pre>input_height *   input_width *   input_channels</pre>	Input cube
WORD32	input_height		Input height
WORD32	input_width		Input width
WORD32	input_channels		Input number of channels
WORD32	kernel_height		Pooling window height
WORD32	kernel_width		Pooling window width
WORD32	x_stride		Horizontal stride over input
WORD32	y_stride		Vertical stride over input
WORD32	x_padding		Left padding width on input
WORD32	y_padding		Top padding height on input



WORD32	out_height		Output height
WORD32	out_width		Output width
WORD32	inp_data_format		Input data format
			0:SHAPE_CUBE_DWH_T
			1:SHAPE_CUBE_WHD_T
WORD32	out_data_format		Input data format
			0:SHAPE_CUBE_DWH_T
			1:SHAPE_CUBE_WHD_T
Output			
WORD8 *, WORD16 *, UWORD8 *, FLOAT32 *	p_out	<pre>out_height *   out_width * input_channels</pre>	Output cube
Temporary			
VOID *	p_scratch	xa_nn_maxpool_ getsize()	Temporary / scratch memory

#### **Returns**

- 0: no error
- -1: error, invalid parameters

#### Restrictions

Arguments	Restrictions	
p_inp, p_out	Cannot be NULL	
	Should not overlap	
	Should not overlap	
	Memory size ≥ size returned by	
	xa_nn_maxpool_getsize()	
input_height, input_width	Greater than or equal to 1	
input_channels	Greater than or equal to 1	
kernel_height	{1, 2,, input_height}	
kernel_width	{1, 2,, input_width}	
x_stride, y_stride	Greater than or equal to 1	
x_padding, y_padding	Greater than or equal to 0	
out_height, out_width	Greater than or equal to 1	
inp_data_format	Can be 0: SHAPE_CUBE_DWH_T or	
	1: SHAPE_CUBE_WHD_T	
out_data_format	Must be equal to inp_data_format	

## 3.5 Fully connected Layer

### 3.5.1 Fully Connected Kernel

#### **Description**

These kernels perform the operation of multiplication of weight matrix with input vectors in a fully connected neural network layer i.e. z = weight\*input + bias. The column dimension of weight must match the row dimension of input. Bias and resulting output vector z have as many numbers of rows as weight matrix.

The bias\_shift and acc\_shift arguments are provided in kernel API to adjust Q format of bias and output, respectively. Both bias\_shift and acc\_shift can be either positive or negative, where positive value denotes a left shift and negative value denotes a right shift.

bias\_shift is the shift in number of bits applied to the bias to make it in the same Q format as weight X input multiplication – accumulation result. acc\_shift is the shift in number of bits applied to the accumulator to obtain the output in desired Q format.

**Note:** acc\_shift and bias\_shift are not relevant in the case of floating point and quantized 8-bit kernels.

For conversion from higher precision accumulator to lower precision output, symmetric rounding is used.

The precision of output is the same as precision of input vector.

The arguments input\_zero\_bias, weight\_zero\_bias are provided to convert the quantized 8-bit inputs into their real values and perform Fully Connected kernel operation. The out\_zero\_bias, out multiplier and out shift values are used to quantize real values of output back to 8-bit.

Function variants available (for fixed point) are xa\_nn\_fully\_connected\_[p]x[q]\_[r], where:

- [p]: Weight matrix precision in bits
- [q]: Input vector precision in bits
- [r]: Output vector precision in bits

#### Precision

There are six variants available:

Туре	Description
16x16_16	16-bit weight matrix, 16-bit input vector, 16-bit output
8x16_16	8-bit weight matrix, 16-bit input vector, 16-bit output
8x8_8	8-bit weight matrix, 8-bit input vector, 8-bit output
f32	float32 weight matrix, float32 input vector, float32 output
asym8uxasym8u_asym8u	asym8u weight matrix, asym8u input vector, asym8u output
sym8sxasym8s_asym8s	sym8s weight matrix, asym8s input vector, asym8s output



#### **Algorithm**

$$z_n = 2^{acc\text{-}shift} \left( \sum_{m=0}^{W_D-1} weight_{n,m} \cdot input_m \ + \ 2^{bias\text{-}shift}bias_n \right),$$
 
$$n = 0, \dots, \overline{out\text{-}depth-1}$$

where  $W_D$  represents weight\_depth

For floating point and quantized 8-bit routines, acc\_shift=0 and bias\_shift=0

Thus,  $2^{acc\text{-}shift} = 2^{bias\text{-}shift} = 1$ 

#### **Prototype**

```
WORD32 xa_nn_fully_connected_16x16_16
(WORD16 * p_out, WORD16 * p_weight,
                                                     WORD16 * p_inp,
                        WORD32 weight_depth,
WORD16 * p_bias,
                                                      WORD32 out_depth,
WORD32 acc_shift, WORD32 bias_shift);
WORD32 xa_nn_fully_connected_8x16_16
(WORD16 * p_out, WORD8 * p_weight, WORD16 * p_inp,
WORD16 * p_bias, WORD32 weight_depth, WORD32 out_depth,
WORD32 weight_depth,
WORD32 acc_shift, WORD32 bias_shift);
WORD32 xa_nn_fully_connected_8x8_8
(WORD8 * p_out, WORD8 * p_weight, WORD8 * p_inp,
WORD8 * p_bias, WORD32 weight_depth, WORD32 out_depth,
WORD32 acc_shift, WORD32 bias_shift);
WORD32 xa_nn_fully_connected_f32
(FLOAT32 * p_out, FLOAT32 * p_weight, FLOAT32 * p_inp, FLOAT32 * p_bias, WORD32 weight_depth, WORD32 out_depth);
WORD32 xa_nn_fully_connected asym8uxasym8u asym8u
(UWORD8 * p_out, const UWORD8 * p_weight, const UWORD8 * p_inp,
const WORD32 * p_bias, WORD32 weight_depth, WORD32 out_depth,
WORD32 input_zero_bias, WORD32 weight_zero_bias, WORD32 out_multiplier,
WORD32 out shift, WORD32 out zero bias);
WORD32 xa_nn_fully_connected sym8sxasym8s asym8s
(WORD8 * p_out, const WORD8 * p_weight, const WORD8 * p_inp,
const WORD32 * p_bias, WORD32 weight_depth, WORD32 out_depth,
WORD32 input zero_bias, WORD32 out_multiplier, WORD32 out_shift,
WORD32 out_zero_bias);
```

#### **Arguments**

Туре	Name	Size	Description
Input			
WORD16 *, WORD8 *, pFLOAT32, const UWORD8 *, const WORD8 *	p_weight	out_depth* weight_depth	Weight matrix, fixed, floating point, asym8u or sym8s
WORD16 *, WORD8 *, pFLOAT32, const UWORD8 *,	p_inp	weight_depth* 1	Input vector, fixed, floating point, asym8u or asym8s



const WORD8 *			
WORD16 *, WORD8 *, pFLOAT32, WORD32 *	p_bias	out_depth*1	Bias vector, fixed or floating point, 32-bit for quantized kernels
WORD32	out_depth		Number of rows in weight matrix, bias and output vector
WORD32	weight_depth		Number of columns in weight matrix and rows in input vector
WORD32	acc_shift		Shift applied to accumulator
WORD32	bias_shift		Shift applied to bias
WORD32	input_zero_bias		Zero offset of input
WORD32	weight_zero_bias		Zero offset of weights
WORD32	out_multiplier		Multiplier value of output
WORD32	out_shift		Shift value of output
WORD32	out_zero_bias		Zero offset of output
Output			
WORD8 *, WORD16 *, pFLOAT32, WORD8 *, UWORD8*	p_out	out_depth*1	Output vector, fixed, floating point, asym8u or asym8s

#### **Returns**

0: no error

■ -1: error, invalid parameters

#### Restrictions

Arguments	Restrictions
weight_depth	Multiple of 4 for fixed point kernels.(2 in case of floating point). No restriction for quantized 8-bit kernels.  row stride >= cols
<pre>p_weight, p_inp, p_bias, p_out</pre>	Aligned on 16-byte boundary, should not overlap (size of one element)-byte boundary in case of floating point and quantized 8-bit kernels).
p_weight, p_inp, p_out	Cannot be NULL
out_depth	Greater than or equal to 1
<pre>acc_shift, bias_shift, out_shift</pre>	{-31,,31}
input_zero_bias	{-255,,0} for asym8u, {-127,,128} for asym8s
weight_zero_bias	{-255,,0} for asym8u
out_zero_bias	{0,,255} for asym8u, {-128,,127} for asym8s

## 3.6 Basic Operations and Miscellaneous Kernels

## 3.6.1 Interpolation Kernel

#### **Description**

This kernel performs interpolation between two input vectors h and y using interpolation factor from vector x to get output vector z.

The interpolation kernel accepts 16-bit inputs and 16-bit interpolation factor in Q15 format and produces 16-bit output in Q15 format.

#### **Precision**

Туре	Description
16-bit	16-bit input, 16-bit interpolation factor, 16-bit output

#### **Algorithm**

$$z_n = x_n * y_n \; + (1-x_n) * h_n \;\; , \qquad n = 0 \ldots, \overline{num\text{-}elements-1}$$

 $x_n$  represents interpolation factor.

 $y_n$  represents first input,  $h_n$  represents second input.

 $z_n$  represents output.

#### **Prototype**

```
WORD32 xa_nn_vec_interpolation_q15
(WORD16 * p_out, WORD16 * p_ifact, WORD16 * p_inp1,WORD16 * p_inp2, WORD32
num_elements);
```

#### **Arguments**

Туре	Name	Size	Description
Input		•	
WORD16 *	p_ifact	num_elements	Interpolation factor vector
WORD16 *	p_inp1	num_elements	First input vector
WORD16 *	p_inp2	num_elements	Second input vector
WORD32	num_elements		Number of elements
Output			
WORD16 *	p_out	num_elements	Output vector

#### **Returns**

0: no error



-1: error, invalid parameters

#### Restrictions

Arguments	Restrictions
<pre>p_ifact, p_inp1, p_inp2,</pre>	Aligned on 8-byte boundary
p_out	Should not overlap
	Cannot be NULL
num_elements	Multiple of 4

### 3.6.2 Dot Product Kernels

#### **Description**

These kernels perform the dot product operations between two sets of input vectors  $p_{inp1}$  and  $p_{inp2}$  to get output vector  $p_{out}$ . The supported precisions are: f32xf32\_f32 and 16x16\_asym8s.

Function variants available are xa nn elm quantize [p]x[q] [r], where:

- [p],[q]: Input precision
- [r]: Output precision

#### **Precision**

There are two variants available:

Туре	Description
f32xf32_f32	float32 input, float32 output
16x16_asym8s	16-bit input, asym8s output

#### **Algorithm**

$$z_n = \left(\sum_{m=0}^{vec\_length-1} inp1_m \cdot inp2_m + bias_n\right)$$

$$n = 0, \dots, \overline{vec\_count - 1}$$

#### **Prototype**

```
WORD32 xa_nn_dot_prod_f32xf32_f32
(FLOAT32 * p_out, const FLOAT32 * p_inp1, const FLOAT32 * p_inp2,
WORD32 vec_length, WORD32 num_vecs);
WORD32 xa_nn_dot_prod_16x16_asym8s
(WORD8 * p_out, const WORD16 * p_inp1, const WORD16 * p_inp2,
const WORD32 * bias_ptr, WORD32 vec_length, WORD32 out_multiplier,
WORD32 out_shift, WORD32 out_zero_bias, WORD32 vec_count);
```



#### **Arguments**

Туре	Name	Size	Description
Input			
const FLOAT32 * const WORD16 *	p_inp1	vec_length	First input vector
const FLOAT32 * const WORD16 *	p_inp2	vec_length	Second input vector
const WORD32 *	bias_ptr	vec_count	Bias vector
WORD32	vec_length		Length of each vector
WORD32	out_multiplier		Multiplier value of output
WORD32	out_shift		Shift value of output
WORD32	out_zero_bias		Zero offset of output
WORD32	num_vecs, vec_count		Number of input vectors
Output			
FLOAT32 * WORD8 *	p_out	num_vecs	Output vector

#### **Returns**

- 0: no error
- -1: error, invalid parameters

#### **Restrictions:**

Arguments	Restrictions
p_inp1,p_inp2, p_out	Aligned on (size of one element)-byte boundary
	Cannot be NULL
vec_length, num_vecs	Greater than 0
out_shift	{-31,, 31}
out_multiplier	Greater than 0
out_zero_bias	{-128,127} for out type asym8s

## 3.6.3 Elementwise Quantize Kernel

### **Description**

These kernels perform the quantization operation of the  $p\_inp1$  input vector elements to get the output vector  $p\_out$ . The kernel is developed in reference to the Quantize operator implementation in Tensorflow Lite Micro.

Function variants available are  $xa_nn_elm_quantize_[p]_[q]$ , where:

- [p]: Input precision
- [p]: Output precision



#### **Precision**

Туре	Description
asym16s_asym8s	asym16s input, asym8s output

### **Prototype**

#### **Arguments**

Туре	Name	Size	Description
Input			
const WORD16 *	p_inp	num_elm	Input vector
WORD32	inp_zero_bias		Zero offset of input
WORD32	out_zero_bias		Zero offset of output
WORD32	out_shift		Shift value of output
WORD32	out_multiplier		Multiplier value of output
WORD32	num_elm		Number of input elements
Output	Output		
WORD8 *	p_out	num_vecs	Output vector

#### Returns

0: no error

-1: error, invalid parameters

#### **Restrictions:**

Arguments	Restrictions	
p_inp, p_out	Aligned on (size of one element)-byte boundary	
	Cannot be NULL	
num_elm	Greater than 0	
out_shift	{-31,, 31}	
out_multiplier	Greater than 0	
inp_zero_bias	{-32768,32767} for out type asym8s	
out_zero_bias	{-128,127} for out type asym8s	

#### 3.6.4 Basic Kernels

#### **Description**

These kernels perform basic elementwise operations on one or two input vectors  $\mathbf{x}$  and  $\mathbf{y}$  to get output vector  $\mathbf{z}$ . The supported operations are: add, subtract, multiply, floor, minimum and maximum. The supported precisions are: 8-bit, float32 and asym8s.

The 8-bit elementwise minimum and maximum kernels can be also used for asym8s datatype.

Function variants available are xa\_nn [o] [p]\_[q], where:

- [o]: Operations: elm add, elm sub, elm mul, elm floor, elm min, elm max
- [p]: Input Precision in bits- input1xinput2 or input1
- [q]: Output Precision in bits

#### **Precision**

Туре	Description	
f32xf32_f32	float32 input, float32 output	
8x8_8	8-bit input, 8-bit output	
asym8sxasym8s_asym8s	asym8s input, asym8s output	

#### **Algorithm**

```
\begin{array}{lll} \text{elm\_add:} & z_n = x_n + y_n \,, & n = 0 \, \dots, \overline{num\text{-}elm-1} \\ \text{elm\_sub:} & z_n = x_n - y_n \,, & n = 0 \, \dots, \overline{num\text{-}elm-1} \\ \text{elm\_mul:} & z_n = x_n * y_n \,, & n = 0 \, \dots, \overline{num\text{-}elm-1} \\ \text{elm\_floor:} & z_n = \left\lfloor x_n \right\rfloor \,, & n = 0 \, \dots, \overline{num\text{-}elm-1} \\ \text{elm\_min:} & z_n = \min(x_n, y_n) \,, & n = 0 \, \dots, \overline{num\text{-}elm-1} \\ \text{elm\_max:} & z_n = \max(x_n, y_n) \,, & n = 0 \, \dots, \overline{num\text{-}elm-1} \end{array}
```

 $x_n$  represents first input,  $y_n$  represents second input.

 $z_n$  represents output.

#### **Prototype**

```
WORD32 xa_nn_elm_floor_f32_f32
(FLOAT32 * p_out, const FLOAT32 * p_inp, WORD32 num_elm);
WORD32 xa_nn_elm_add_asym8sxasym8s_asym8s
(WORD8 * p_out, WORD32 out_zero_bias, WORD32 out_shift,
WORD32 out_multiplier, WORD32 out_activation_min, WORD32 out_activation_max,
const WORD8 * p_inp1, WORD32 inp1_zero_bias, WORD32 inp1_shift,
WORD32 inp1_multiplier, const WORD8 * p_inp2, WORD32 inp2_zero_bias,
WORD32 inp2_shift, WORD32 inp2_multiplier, WORD32 inp2_zero_bias,
WORD32 num_elm);
WORD32 xa_nn_elm_sub_asym8sxasym8s_asym8s
(WORD8 * p_out, WORD32 out_zero_bias, WORD32 out_left_shift,
```



```
WORD32 out_multiplier, WORD32 out_activation_min, WORD32 out_activation_max, const WORD8 * p_inp1, WORD32 inp1_zero_bias, WORD32 inp1_left_shift, WORD32 inp2_left_shift, WORD32 inp2_multiplier, WORD32 inp2_multiplier, WORD32 num_elm);

WORD32 num_elm);

WORD32 xa_nn_elm_mul_asym8sxasym8s_asym8s (WORD8 * p_out, WORD32 out_zero_bias, WORD32 out_shift, WORD32 out_multiplier, WORD32 out_activation_min, const WORD8 * p_inp1, WORD32 out_activation_min, WORD32 inp2_zero_bias, WORD32 inp2_zero_bias, WORD32 num_elm);

WORD32 xa_nn_elm_min_8x8_8 (WORD8 * p_out, WORD32 num_elm);

WORD32 xa_nn_elm_max_8x8_8 (WORD32 num_elm_max_8x8_8 (WORD32 num_elm_max_8x8_8 (WORD32 num_elm_max_8x8_8 (WORD8 * p_out, const WORD8 * p_in1, const WORD8 * p_in2, WORD32 num_elm_max_8x8_8 (WORD8 * p_out, const WORD8 * p_in1, const WORD8 * p_in2, WORD32 num_element);
```

#### **Arguments**

Туре	Name	Size	Description
Input			
const WORD8 * FLOAT32 *	p_inp1, p_inp, p_in1	num_elm	First input vector
const WORD8 *	p_inp2, P_in2	num_elm	Second input vector
WORD32	num_elm/num_element		Number of elements
WORD32	out_zero_bias		Zero bias of output
WORD32	out_shift		Shift value of output
WORD32	out_multiplier		Multiplier value of output
WORD32	out_activation_min		Activation min of output
WORD32	out_activation_max		Activation max of output
WORD32	inp1_zero_bias		Zero bias of input 1
WORD32	inp1_shift		Shift value of input 1
WORD32	inp1_multiplier		Multiplier value of input 1
WORD32	inp2_zero_bias		Zero bias of input 2
WORD32	inp2_shift		Shift value of input 2
WORD32	inp2_multiplier		Multiplier value of input 2
WORD32	left_shift		Global left shift value for
			inputs.
Output			
WORD8 * FLOAT32 *	p_out	num_elm	Output vector

#### **Returns**

- 0: no error
- -1: error, invalid parameters

#### **Restrictions:**

Arguments	Restrictions
<pre>p_inp1,p_inp2, p_inp,p_in1,p_in2 p_out</pre>	Aligned on (size of one element)-byte boundary  Cannot be NULL



num_elm, num_element	Greater than 0
<pre>inp1_zero_bias, inp2_zero_bias</pre>	{-127, 128} for asym8s input
<pre>inp1_shift, inp2_shift, out_shift</pre>	{-31 31} for fixed point and quantized 8-bit APIs
left_shift	{0 31}
<pre>inp1_multiplier, inp2_multiplier out_multiplier</pre>	Shouldn't be less than 0.
out_zero_bias	{-128, 127} for asym8s output
out_activation_min, out_activation_max	{-128, 127} for asym8s output out_activation_min < out_activation_max

## 3.6.5 Elementwise Comparison Kernels

### **Description**

These kernels perform elementwise comparison operations on two input vectors  $\mathbf{x}$  and  $\mathbf{y}$  to get the output vector  $\mathbf{z}$ . The supported operations are: equal, not equal, greater, greater equal, less, less equal. The output for all the comparison kernels is a boolean value that requires 1-byte space. The supported precisions are: asym8s.

Function variants available are xa\_nn [o] [p], where:

```
[o]: Operations: elm_equal, elm_notequal, elm_greater, elm_greaterequal,
elm_less, elm_lessequal
```

[p]: Input Precision in bits- input1xinput2

#### **Precision**

Туре	Description
asym8sxasym8s	asym8s inputs, boolean(1-byte) output

#### **Algorithm**

```
\begin{array}{lll} \text{elm\_equal:} & z_n = (x_n == y_n) \,, & n = 0 \, \dots \,, \overline{num\text{-}elm-1} \\ \text{elm\_notequal:} & z_n = (x_n \, ! = y_n) \,, & n = 0 \, \dots \,, \overline{num\text{-}elm-1} \\ \text{elm\_greater:} & z_n = (x_n > y_n) \,, & n = 0 \, \dots \,, \overline{num\text{-}elm-1} \\ \text{elm\_greaterequal:} & z_n = (x_n \geq y_n) \,, & n = 0 \, \dots \,, \overline{num\text{-}elm-1} \\ \text{elm\_less:} & z_n = (x_n < y_n) \,, & n = 0 \, \dots \,, \overline{num\text{-}elm-1} \\ \text{elm\_lessequal:} & z_n = (x_n \leq y_n) \,, & n = 0 \, \dots \,, \overline{num\text{-}elm-1} \\ \end{array}
```

 $x_n$  represents first input,  $y_n$  represents second input.

 $z_n$  represents output.

#### **Prototype**



```
WORD32 inp2_zero_bias, WORD32 inp2_shift,
                                                                              WORD32 inp2 multiplier,
 WORD32 left shift, WORD32 num elm);
WORD32 xa_nn_elm_notequal_asym8sxasym8s
(WORD8 * p_out, const WORD8 * p_inp1, WORD32 inp1_zero_bias, WORD32 inp1_shift, WORD32 inp1_multiplier, const WORD8 * p_inp2, WORD32 inp2_zero_bias, WORD32 inp2_shift, WORD32 inp2_multiplier, WORD32 left_shift, WORD32 num_elm);
WORD32 xa_nn_elm_greater_asym8sxasym8s
WORD32 inp2_zero_bias, WORD32 inp2_shift, WORD32 inp2_multiplier, WORD32 left_shift, WORD32 num_elm);
WORD32 xa nn elm greaterequal asym8sxasym8s
(WORD8 * p_out, const WORD8 * p_inp1, WORD32 inp1_zero_bias, WORD32 inp1_shift, WORD32 inp1_multiplier, const WORD8 * p_inp2, WORD32 inp2_zero_bias, WORD32 inp2_shift, WORD32 inp2_multiplier, WORD32 left_shift, WORD32 num_elm);
WORD32 xa_nn_elm_less_asym8sxasym8s
WORD32 xa_nn_elm_less_asym8sxasym8s
(WORD8 * p_out, const WORD8 * p_inp1, WORD32 inp1_zero_bias,
WORD32 inp1_shift, WORD32 inp1_multiplier, const WORD8 * p_inp2,
WORD32 inp2_zero_bias, WORD32 inp2_shift, WORD32 inp2_multiplier,
WORD32 loft_shift WORD32 num_alm);
 WORD32 left shift, WORD32 num elm);
WORD32 xa_nn_elm_lessequal_asym8sxasym8s
 (WORD8 * p_out, const WORD8 * p_inp1, WORD32 inp1_zero_bias, WORD32 inp1_shift, WORD32 inp1_multiplier, const WORD8 * p_inp2,
(WORD8 * p_out,
 WORD32 inp2_zero_bias, WORD32 inp2_shift, WORD32 left_shift, WORD32 num_elm);
                                                                             WORD32 inp2_multiplier,
```

#### **Arguments**

Туре	Name	Size	Description
Input			
const WORD8 *	p_inp1	num_elm	First input vector
const WORD8 *	p_inp2	num_elm	Second input vector
WORD32	num_elm		Number of elements
WORD32	inp1_zero_bias		Zero bias of input 1
WORD32	inp1_shift		Shift value of input 1
WORD32	inp1_multiplier		Multiplier value of input 1
WORD32	inp2_zero_bias		Zero bias of input 2
WORD32	inp2_shift		Shift value of input 2
WORD32	inp2_multiplier		Multiplier value of input 2
WORD32	left_shift		Global left shift value for
			inputs.
Output			
WORD8 *	p_out	num_elm	Output vector

#### **Returns**

- 0: no error
- -1: error, invalid parameters

#### **Restrictions:**

Arguments	Restrictions
-----------	--------------



p_inp1,p_inp2,p_out,	Aligned on (size of one element)-byte boundary	
	Cannot be NULL	
num_elm	Greater than 0	
<pre>inp1_zero_bias, inp2 zero bias</pre>	{-127, 128} for asym8s input	
inp1_shift, inp2_shift	{-31 31} for fixed point and quantized 8-bit APIs	
<pre>inp1_multiplier, inp2_multiplier</pre>	Shouldn't be less than 0.	
left_shift	{0 31}	



## 4. HiFi 5 NN Library – Layers

This section explains the APIs of each layer implementation in the NN library. All the layers conform to the "generic NN Layer API" and flow explained in Section 2.

The NN library is a single archive containing all layers and low-level kernels implementations. Each layer has its own header file that defines the APIs specific to the layer. The following sections explain each layer in detail.

**Note** 

This version of the library supports GRU, LSTM, and CNN layers.

## 4.1 GRU Layer

The GRU APIs are defined in xa\_nnlib\_gru\_api.h. Refer to the overall signal flow diagram of GRU in 11.

### 4.1.1 GRU Layer Specification

GRU layer implements the following input-output equations 11:

```
\begin{split} z_t &= sigmoid(W_z*\ x_t + U_z*prev-h + b_z)\\ r_t &= sigmoid(W_r*x_t + U_r*prev-h + b_r)\\ g &= \tanh(W_h*x_t + U_h*(r_t \cdot prev-h) + b_h)\\ y_t &= h_t = z_t \cdot g + (1-z_t) \cdot prev-h\\ prev-h &= h_t \end{split}
```

 $x_t$ : input vector  $y_t$ ,  $h_t$ : output vector W, U: weight matrices

prev-h: previous output vector

 $z_t$ : update gate vector  $r_t$ : reset gate vector b: bias vectors



## 4.1.2 Error Codes Specific to GRU

Other than common error codes explained in Section 2.3, the GRU layer may also report the following error codes, which may be generated during the initialization stage.

- XA\_NNLIB\_GRU\_CONFIG\_FATAL\_INVALID\_IN\_FEATS<sup>3</sup>
   Number of input features is not supported
- XA\_NNLIB\_GRU\_CONFIG\_FATAL\_INVALID\_OUT\_FEATS
   Number of output features is not supported
- XA\_NNLIB\_GRU\_CONFIG\_FATAL\_INVALID\_PRECISION
   I/O precision is not supported
- XA\_NNLIB\_GRU\_CONFIG\_FATAL\_INVALID\_COEFF\_QFORMAT
   Number of fractional bits for coefficients is not supported.
- XA\_NNLIB\_GRU\_CONFIG\_FATAL\_INVALID\_IO\_QFORMAT
   Number of fractional bits for input-output is not supported.
- XA\_NNLIB\_GRU\_CONFIG\_FATAL\_INVALID\_MEMBANK\_PADDING
   Membank padding should be 0 or 1.
- XA\_NNLIB\_GRU\_CONFIG\_FATAL\_INVALID\_PARAM\_ID
   Parameter identifier (param\_id) is not valid

The following error codes may be generated during the execution stage.

- XA\_NNLIB\_GRU\_EXECUTE\_FATAL\_INSUFFICIENT\_DATA
   Input data passed in is insufficient
- XA\_NNLIB\_GRU\_EXECUTE\_FATAL\_INSUFFICIENT\_OUTPUT\_BUFFER\_ SPACE
  - Output Buffer Size is not sufficient

\_

<sup>3</sup> FEATS := features



# 4.1.3 API Functions Specific to GRU

# **4.1.3.1 Query Functions**

Table 4-1 GRU Get Persistent Size Function

Function	xa_nnlib_gru_get_persistent_fast	
Syntax	<pre>Int32 xa_nnlib_gru_get_persistent_fast(</pre>	
	<pre>xa_nnlib_gru_init_config_t *config)</pre>	
Description	Returns persistent memory size in bytes required by GRU layer.	
Parameters	Input: config	
	Initial configuration parameters (see Table 4-7).	
Errors	If return value is less than 0, then it is an error. Following are the possible error codes:	
	<ul><li>XA_NNLIB_FATAL_MEM_ALLOC</li></ul>	
	<ul><li>XA_NNLIB_GRU_CONFIG_FATAL_INVALID_IN_FEATS</li></ul>	
	Number of input features is not supported	
	<ul><li>XA_NNLIB_GRU_CONFIG_FATAL_INVALID_IN_FEATS</li></ul>	
	Number of output features is not supported	
	<ul><li>XA_NNLIB_GRU_CONFIG_FATAL_INVALID_PRECISION</li></ul>	
	I/O precision is not supported	
	<ul><li>XA_NNLIB_GRU_CONFIG_FATAL_INVALID_COEFF_ QFORMAT</li></ul>	
	Number of fractional bits for coefficients is not supported.	
	<ul><li>XA_NNLIB_GRU_CONFIG_FATAL_INVALID_IO_ QFORMAT</li></ul>	
	Number of fractional bits for input-output is not supported.	



Table 4-2 GRU Get Scratch Size Function

Function	1'1					
	xa_nnlib_gru_get_scratch_fast					
Syntax	<pre>Int32 xa_nnlib_gru_get_scratch_fast(</pre>					
	<pre>xa_nnlib_gru_init_config_t *config)</pre>					
Description	Returns scratch memory size in bytes required by GRU layer.					
Parameters	Input: config					
	Initial configuration parameters (see Table 4-7).					
Errors	If return value is less than 0, then it is an error. Following are the possible error codes:					
	<ul><li>XA_NNLIB_FATAL_MEM_ALLOC</li></ul>					
	<ul><li>XA_NNLIB_GRU_CONFIG_FATAL_INVALID_IN_FEATS</li></ul>					
	Number of input features is not supported					
	<ul><li>XA_NNLIB_GRU_CONFIG_FATAL_INVALID_IN_FEATS</li></ul>					
	Number of output features is not supported					
	<ul> <li>XA_NNLIB_GRU_CONFIG_FATAL_INVALID_PRECISION</li> </ul>					
	I/O precision is not supported					
	<ul><li>XA_NNLIB_GRU_CONFIG_FATAL_INVALID_COEFF_ QFORMAT</li></ul>					
	Number of fractional bits for coefficients is not supported					
	<ul><li>XA_NNLIB_GRU_CONFIG_FATAL_INVALID_IO_ QFORMAT</li></ul>					
	Number of fractional bits for input-output is not supported					



# 4.1.3.2 Initialization Stage

Table 4-3 GRU Init Function

Function	xa_nnlib_gru_init						
Syntax	Int32						
	xa_nnlib_gru_init (						
	xa_nnlib_handle_t handle,						
	xa_nnlib_gru_init_config_t *config)						
Description	Reset the GRU Layer API handle into its initial state. Set up the GRU Layer to the specified initial configuration parameters. This function sets prev_h vector to 0; the user can put the desired values in prev_h by using set config XA_NNLIB_GRU_RESTORE_CONTEXT (refer to Table 4-11 for more information).						
Parameters	Input: handle						
	Pointer to the component persistent memory. This is the opaque handle.						
	Required size: see xa_nnlib_gru_get_persistent_fast.						
	Required alignment: 8 bytes.						
	Input: config						
	Initial configuration parameters (see Table 4-7). Note that the initial						
	configuration parameters <i>must</i> be identical to those passed to query functions.						
Errors	If the return value is not XA_NNLIB_NO_ERROR, it implies that the function has encountered one of the following errors:						
	<ul><li>XA_NNLIB_FATAL_MEM_ALLOC</li></ul>						
	One of the pointers is invalid.						
	<ul><li>XA_NNLIB_FATAL_MEM_ALIGN</li></ul>						
	One of the pointers is not properly aligned.						
	<ul><li>XA_NNLIB_GRU_CONFIG_FATAL_INVALID_IN_FEATS</li></ul>						
	Number of input features is not supported						
	<ul><li>XA_NNLIB_GRU_CONFIG_FATAL_INVALID_IN_FEATS</li></ul>						
	Number of output features is not supported						
	<ul> <li>XA_NNLIB_GRU_CONFIG_FATAL_INVALID_PRECISION</li> </ul>						
	I/O precision is not supported.						
	<ul> <li>XA_NNLIB_GRU_CONFIG_FATAL_INVALID_COEFF_QFORMAT</li> </ul>						
	Number of fractional bits for coefficients is not supported.						
	<ul><li>XA_NNLIB_GRU_CONFIG_FATAL_INVALID_IO_QFORMAT</li></ul>						
	Number of fractional bits for input-output is not supported.						



# 4.1.3.3 Execution Stage

Table 4-4 GRU Execution Function

Function	xa_nnlib_gru_process					
Syntax	Int32 xa_nnlib_gru_process(					
	xa_nnlib_handle_t handle,					
	void *scratch,					
	void *input,					
	void *output,					
	xa_nnlib_shape_t *p_in_shape,					
Description	xa_nnlib_shape_t *p_out_shape)					
Description	Processes one input shape to generate one output shape.					
Parameters	Input: handle					
	The opaque component handle.					
	Required alignment: 8 bytes.					
	Input: scratch					
	A pointer to the scratch buffer.					
	Required alignment: 8 bytes.					
	rtequired alignifient. o bytes.					
	Input: input					
	A pointer to the input buffer. Input buffer contains input data.					
	Required alignment: 8 bytes.					
	Output: output					
	· -					
	A pointer to the output buffer. Output is written to output buffer.					
	Required alignment: 8 bytes.					
	Input/Output: p_in_shape					
	Pointer to the shape containing input buffer dimensions. Contains					
	the length of input data passed to GRU layer.					
	Required alignment: 4 bytes.					
	Input/Output: p_out_shape					
	Pointer to the shape for output buffer dimensions. On return,					
	*p_out_shape is filled with the length of output generated by HiFi					
	GRU Layer.					
	Required alignment: 4 bytes.					
Errors						
2.7010	If the return value is not XA_NNLIB_NO_ERROR, it implies that					
	the function has encountered one of the following errors:					
	<ul><li>XA_NNLIB_FATAL_MEM_ALLOC</li></ul>					
	One of the pointers is NULL.					
	<ul><li>XA_NNLIB_FATAL_MEM_ALIGN</li></ul>					
	One of the pointers is not properly aligned.					



	XA_NNLIB_FATAL_INVALID_SHAPE
	Either input or output shape is invalid.
•	XA_NNLIB_GRU_EXECUTE_FATAL_INSUFFICIENT_ DATA
	Input data passed in insufficient.
•	XA_NNLIB_GRU_EXECUTE_FATAL_INSUFFICIENT_ OUTPUT_BUFFER_SPACE
	Output buffer size is not sufficient.

Table 4-5 GRU Set Parameter Function Details

Function	xa_nnlib_gru_set_config					
Syntax	Int32					
	xa_nnlib_gru_set_config (					
	<pre>xa_nnlib_handle_t handle,</pre>					
	<pre>xa_nnlib_gru_param_id_t param_id,</pre>					
	void *params)					
Description	Sets the parameter specified by param_id to the value passed in the buffer pointed to by params.					
Parameters	Input: handle					
	The opaque component handle.					
	Required alignment: 8 bytes.					
	Input: param_id					
	Identifies the parameter to be written. Refer to Table 4-11 for the list of supported parameters.					
	Input: params					
	A pointer to a buffer that contains the parameter value.					
	Required alignment: 4 bytes.					
Errors	If the return value is not XA_NNLIB_NO_ERROR, it implies that function has encountered one of the following errors:					
	<ul> <li>XA_NNLIB_FATAL_MEM_ALLOC</li> <li>One of the pointers (handle or params) is NULL.</li> </ul>					
	<ul> <li>XA_NNLIB_FATAL_MEM_ALIGN         One of the pointers (handle or params) is not aligned correctly.     </li> </ul>					
	<ul> <li>XA_NNLIB_GRU_CONFIG_FATAL_INVALID_PARAM_ID Parameter identifier (param_id) is not valid.</li> </ul>					



Table 4-6 GRU Get Parameter Function Details

Function	xa_nnlib_gru_get_config						
Syntax	Int32 xa_nnlib_gru_get_config (						
	xa_nnlib_handle_t handle,						
	<pre>xa_nnlib_gru_param_id_t param_id,</pre>						
	void *params)						
Description	Gets the value of the parameter specified by param_id in the buffer pointed to by params.						
Parameters	Input: handle						
	The opaque component handle.						
	Required alignment: 8 bytes.						
	   Input: param_id						
	Identifies the parameter to be read. Refer to Table 4-11 for the list						
	of supported parameters.						
	Output: params						
	A pointer to a buffer that is filled with the parameter value when the						
	function returns.						
	Required alignment: 4 bytes.						
Errors	,						
	If the return value is not XA_NNLIB_NO_ERROR, it implies that function has encountered one of the following errors:						
	<ul><li>XA_NNLIB_FATAL_MEM_ALLOC</li></ul>						
	One of the pointers (handle or params) is NULL.						
	<ul><li>XA_NNLIB_FATAL_MEM_ALIGN</li></ul>						
	One of the pointers (handle or params) is not aligned correctly.						
	<ul><li>XA_NNLIB_GRU_CONFIG_FATAL_INVALID_PARAM_ID</li></ul>						
	Parameter identifier (param_id) is not valid.						



# 4.1.4 Structures Specific to GRU

Table 4-7 GRU Config Structure xa\_nnlib\_gru\_init\_config\_t

Element Type	Element Name	Range	Default	Description
Int32	in_feats	4-2048	256	Number of input features (must be multiple of 4)
Int32	out_feats	4-2048	256	Number of output features (must be multiple of 4)
Int32	pad	0, 1	1	Padding 16 bytes for HiFi 5
Int32	mat_prec	8, 16	16	Matrix input precision
Int32	vec_prec	16	16	Vector input precision
xa_nnlib_gru _precision_t	precision	XA_NNLIB_ GRU_ 16bx16b, XA_NNLIB_ GRU_ 8bx16b	XA_NNLIB_ GRU_16bx16b	Coef and I/O precision. Note: Current library supports only 16bx16b and 8bx16b precision for GRU
Int16	coeff_Qformat	0-15	15	Number of fractional bits for weights and biases
Int16	io_Qformat	0-15	12	Number of fractional bits for input and output

Table 4-8 xa\_nnlib\_gru\_weights\_t Parameter Type

Element Type	Element Name	Range	Default	Description
coeff_t *	W_Z	NA	NA	Pointer to coefficient matrix w_z.
xa_nnlib_ shape_t	shape_w_z	NA	NA	Shape information about w_z.
coeff_t *	u_z	NA	NA	Pointer to coefficient matrix u_z.
xa_nnlib_ shape_t	shape_u_z	NA	NA	Shape information about u_z.
coeff_t *	w_r	NA	NA	Pointer to coefficient matrix w_r.
xa_nnlib_ shape_t	shape_w_r	NA	NA	Shape information about w_r.
coeff_t *	u_r	NA	NA	Pointer to coefficient matrix u_r.
xa_nnlib_ shape_t	shape_u_r	NA	NA	Shape information about u_r.
coeff_t *	w_h	NA	NA	Pointer to coefficient matrix w_h.
xa_nnlib_ shape_t	shape_w_h	NA	NA	Shape information about w_h.
coeff_t *	u_h	NA	NA	Pointer to coefficient matrix u_h.
xa_nnlib_ shape_t	shape_u_h	NA	NA	Shape information about u_h.



Table 4-9 xa\_nnlib\_gru\_biases\_t Parameter Type

Element Type	Element Name	Range	Default	Description		
coeff_t *	b_z	NA	NA	Pointer to coefficient matrix b_z.		
xa_nnlib_	shape_b_z	NA	NA	Shape information about b_z.		
shape_t						
coeff_t *	b_r	NA	NA	Pointer to coefficient matrix b_r.		
xa_nnlib_	shape_b_r	NA	NA	Shape information about b_r.		
shape_t						
coeff_t *	b_h	NA	NA	Pointer to coefficient matrix b_h.		
xa_nnlib_	shape_b_h	NA	NA	Shape information about b_h.		
shape_t						

**Note** GRU requires all weight matrices' and bias vectors' pointers to be 8 bytes aligned.

## 4.1.5 Enums Specific to GRU

Table 4-10 Enum xa\_nnlib\_gru\_precision\_t

Element	Description
XA_NNLIB_GRU_16bx16b	Coef: 16 bits, I/O: 16 bits Fixed Point
XA_NNLIB_GRU_8bx16b	Coef: 8 bits, I/O: 16 bits Fixed Point
XA_NNLIB_GRU_8bx8b	Not supported
XA_NNLIB_flt16xflt16	Not supported

**Note** Currently, GRU only supports XA\_NNLIB\_GRU\_16bx16b, XA\_NNLIB\_GRU\_8bx16b precision setting.

Table 4-11 describes parameter IDs for parameters supported by GRU. It contains the following columns:

- Parameter ID: Parameter identifier (param\_id).
- Value type: A pointer (params) to a variable of this type is to be passed.
- RW: Indicates whether the parameter can be read (get) and/or written (set).
- Range: Indicates valid values of the parameter.
- Default: Default value of the parameter
- Description: Brief description of the parameter.



Table 4-11 GRU Specific Parameters

Parameter ID	Value Type	RW	Range	Default	Description
XA_NNLIB_GRU_RESTORE_CONTEXT	vect_t []	RW	NA	NA	Set previous output. This can be used to set prev_h to specific context (size should be equal to number of output features). Upon set config, the buffer passed is copied to persistent memory; upon get config, it returns the prev_h state in the given buffer.
XA_NNLIB_GRU_WEIGHT	xa_nnli b_gru_ weights _t	RW	NA	NA	Weight matrices, pointers to weight matrices along with shape information must be passed via xa_nnlib_gru_weights_t structure for set config. Upon get config, it returns pointers to weight matrices along with their shape information in same structure.
XA_NNLIB_GRU_BIAS	xa_nnli b_gru_ biases_ t	RW	NA	NA	Bias vectors, pointers to bias vectors along with shape information must be passed via xa_nnlib_gru_biases_t structure for set config. Upon get config, it returns pointers to bias vectors along with their shape information in same structure.
XA_NNLIB_GRU_INPUT_SHAPE	xa_nnli b_shape _t	R	NA	NA	Input shape information, get information of the input shape expected by the layer.
XA_NNLIB_GRU_OUTPUT_SHAPE	xa_nnli b_shape _t	R	NA	NA	Output shape information, get information of the output shape expected by layer.

## 4.2 LSTM Layer

The LSTM APIs are defined in xa\_nnlib\_lstm\_api.h.

### 4.2.1 LSTM Layer Specification

The LSTM layer implements the following forward path input-output equations:

```
\begin{split} f_f &= sigmoid \big(w_{xf} * frame_f + prev-h * w_{hf} + b_f\big) \\ i_f &= sigmoid \big(w_{xi} * frame_f + prev-h * w_{hi} + b_i\big) \\ c-hat_f &= \tanh(w_{xc} * frame_f + prev-h * w_{hc} + b_c) \\ c_f &= f_f.prev-c + i_f * c-hat_f \\ o_f &= sigmoid \big(w_{xo} * frame_f + prev-h * w_{ho} + b_o\big) \\ h_f &= o_f * \tanh(c_f) \end{split}
```

 $i_f$ : input gate prev-h: previous output vector  $h_t$ : output vector prev-c: previous cell output  $c-hat_f$ : intermediate cell state vector  $f_f$ : forget gate  $frame_f$ : Input vector  $f_f$ : cell state vector  $f_f$ : weight matrices of input  $f_f$ : weight matrices of recurrent connections

### 4.2.2 Error Codes Specific to LSTM

Other than common error codes explained in Section 2.3, the LSTM layer may also report the following error codes, which may be generated during the initialization stage:

- XA\_NNLIB\_LSTM\_CONFIG\_FATAL\_INVALID\_IN\_FEATS<sup>4</sup>
   Number of input features is not supported
- XA\_NNLIB\_LSTM\_CONFIG\_FATAL\_INVALID\_OUT\_FEATS
   Number of output features is not supported
- XA\_NNLIB\_LSTM\_CONFIG\_FATAL\_INVALID\_PRECISION
   I/O precision is not supported
- XA\_NNLIB\_LSTM\_CONFIG\_FATAL\_INVALID\_COEFF\_QFORMAT
   Number of fractional bits for coefficients is not supported.
- XA\_NNLIB\_LSTM\_CONFIG\_FATAL\_INVALID\_CELL\_QFORMAT
   Number of fractional bits for cells is not supported

\_

<sup>&</sup>lt;sup>4</sup> FEATS: = features



- XA\_NNLIB\_LSTM\_CONFIG\_FATAL\_INVALID\_IO\_QFORMAT
   Number of fractional bits for input-output is not supported.
- XA\_NNLIB\_LSTM\_CONFIG\_FATAL\_INVALID\_MEMBANK\_PADDING
   Membank padding should be 0 or 1.
- XA\_NNLIB\_LSTM\_CONFIG\_FATAL\_INVALID\_PARAM\_ID
   Parameter identifier (param\_id) is not valid

The following error codes may be generated during the execution stage.

- XA\_NNLIB\_LSTM\_EXECUTE\_FATAL\_INSUFFICIENT\_DATA
   Input data passed in insufficient
- XA\_NNLIB\_LSTM\_EXECUTE\_FATAL\_INSUFFICIENT\_OUTPUT\_BUFFER\_
   SPACE

Output Buffer Size is not sufficient



# 4.2.3 API Functions Specific to LSTM

# 4.2.3.1 Query Functions

Table 4-12 LSTM Get Persistent Size Function

Function	xa_nnlib_lstm_get_persistent_fast
Syntax	Int32 xa_nnlib_lstm_get_persistent_fast (
	xa_nnlib_lstm_init_config_t *config)
Description	Returns persistent memory size in bytes required by LSTM layer.
Parameters	Input: config
	Initial configuration parameters (see Table 4-18).
Errors	If return value is less than 0 then it is an error. Following are the possible error codes:
	<ul><li>XA_NNLIB_FATAL_MEM_ALLOC</li></ul>
	<ul><li>XA_NNLIB_LSTM_CONFIG_FATAL_INVALID_IN_FEATS</li></ul>
	Number of input features is not supported
	<ul><li>XA_NNLIB_LSTM_CONFIG_FATAL_INVALID_OUT_FEATS</li></ul>
	Number of output features is not supported
	<ul><li>XA_NNLIB_LSTM_CONFIG_FATAL_INVALID_PRECISION</li></ul>
	I/O precision is not supported
	<ul><li>XA_NNLIB_LSTM_CONFIG_FATAL_INVALID_COEFF_QFORMAT</li></ul>
	Number of fractional bits for coefficients is not supported.
	<ul><li>XA_NNLIB_LSTM_CONFIG_FATAL_INVALID_CELL_QFORMAT</li></ul>
	Number of fractional bits for cells is not supported
	<ul><li>XA_NNLIB_LSTM_CONFIG_FATAL_INVALID_IO_QFORMAT</li></ul>
	Number of fractional bits for input-output is not supported.
	<ul><li>XA_NNLIB_LSTM_CONFIG_FATAL_INVALID_MEMBANK_ PADDING</li></ul>
	Membank padding should be 0 or 1.



Table 4-13 LSTM Get Scratch Size Function

Function	xa_nnlib_lstm_get_scratch_fast							
Syntax	Int32 xa_nnlib_lstm_get_scratch_fast (							
	<pre>xa_nnlib_lstm_init_config_t *config)</pre>							
Description	Returns scratch memory size in bytes required by LSTM layer.							
Parameters	Input: config Initial configuration parameters (see Table 4-18).							
Errors	If return value is less than 0 then it is an error, the possible error codes are:							
	<ul><li>XA_NNLIB_FATAL_MEM_ALLOC</li></ul>							
	<ul><li>XA_NNLIB_LSTM_CONFIG_FATAL_INVALID_IN_FEATS</li></ul>							
	Number of input features is not supported							
	<ul><li>XA_NNLIB_LSTM_CONFIG_FATAL_INVALID_OUT_FEATS</li></ul>							
	Number of output features is not supported							
	<ul><li>XA_NNLIB_LSTM_CONFIG_FATAL_INVALID_PRECISION</li></ul>							
	I/O precision is not supported							
	<ul><li>XA_NNLIB_LSTM_CONFIG_FATAL_INVALID_COEFF_QFORMAT</li></ul>							
	Number of fractional bits for coefficients is not supported.							
	<ul><li>XA_NNLIB_LSTM_CONFIG_FATAL_INVALID_CELL_QFORMAT</li></ul>							
	Number of fractional bits for cells is not supported							
	<ul><li>XA_NNLIB_LSTM_CONFIG_FATAL_INVALID_IO_QFORMAT</li></ul>							
	Number of fractional bits for input-output is not supported.							
	<ul><li>XA_NNLIB_LSTM_CONFIG_FATAL_INVALID_MEMBANK_ PADDING</li></ul>							
	Membank padding should be 0 or 1.							



# 4.2.3.2 Initialization Stage

Table 4-14 LSTM Init Function

Function	xa_nnlib_lstm_init
Syntax	Int32
	xa_nnlib_lstm_init (
	<pre>xa_nnlib_handle_t handle,</pre>
	<pre>xa_nnlib_lstm_init_config_t *config)</pre>
Description	Reset the LSTM layer API handle into its initial state. Set up the LSTM layer to the specified initial configuration parameters. This function sets prev_h vector and prev_c vector to 0; the user can put the desired values in prev_h and prev_c by using set config XA_NNLIB_LSTM_RESTORE_CONTEXT_OUTPUT and XA_NNLIB_LSTM_RESTORE_CONTEXT_CELL respectively (refer to Table 4-22 for more information).
Parameters	Input: handle Pointer to the component persistent memory. This is the opaque handle. Required size: see xa_nnlib_lstm_get_persistent_fast. Required alignment: 8 bytes.  Input: config Initial configuration parameters (see Table 4-18). Note that the initial configuration parameters MUST be identical to those passed to query functions.
Errors	If the return value is not XA_NNLIB_NO_ERROR, it implies that the function has encountered one of the following errors:  XA_NNLIB_FATAL_MEM_ALLOC One of the pointers is invalid.  XA_NNLIB_FATAL_MEM_ALIGN One of the pointers is not properly aligned.  XA_NNLIB_LSTM_CONFIG_FATAL_INVALID_IN_FEATS Number of input features is not supported  XA_NNLIB_LSTM_CONFIG_FATAL_INVALID_OUT_FEATS Number of output features is not supported  XA_NNLIB_LSTM_CONFIG_FATAL_INVALID_PRECISION I/O precision is not supported  XA_NNLIB_LSTM_CONFIG_FATAL_INVALID_COEFF_QFORMAT Number of fractional bits for coefficients is not supported.



XA\_NNLIB\_LSTM\_CONFIG\_FATAL\_INVALID\_CELL\_QFORMAT
 Number of fractional bits for cells is not supported
 XA\_NNLIB\_LSTM\_CONFIG\_FATAL\_INVALID\_IO\_QFORMAT
 Number of fractional bits for input-output is not supported
 XA\_NNLIB\_LSTM\_CONFIG\_FATAL\_INVALID\_MEMBANK\_
 PADDING
 Membank padding should be 0 or 1.

## 4.2.3.3 Execution Stage

Table 4-15 LSTM Execution Function

Function	xa_nnlib_lstm_process						
	Int32 xa_nnlib_lstm_process (						
Syntax	xa_nnlib_handle_t handle,						
	void *scratch,						
	void *input,						
	void *output,						
	xa_nnlib_shape_t *p_in_shape,						
	xa_nnlib_shape_t *p_out_shape)						
Description	Processes one input shape to generate one output shape.						
Parameters	Input: handle						
	The opaque component handle.						
	Required alignment: 8 bytes.						
	Input: scratch						
	A pointer to the scratch buffer.						
	Required alignment: 8 bytes.						
	Input: input						
	A pointer to the input buffer. Input buffer contains input data.						
	Required alignment: 8 bytes.						
	Output: output						
	A pointer to the output buffer. Output is written to the output buffer.						
	Required alignment: 8 bytes.						
	Input/Output: p_in_shape						
	Pointer to the shape containing input buffer dimensions. Contains the length of input data passed to LSTM layer.  Required alignment: 4 bytes.						
	Input/Output: p_out_shape						



,	Pointer to the shape for output buffer dimensions. On return,  *p_out_shape is filled with the length of output generated by HiFi LSTM layer.  Required alignment: 4 bytes.						
	*p_out_shape is filled with the length of output generated by HiFi LSTM layer.						



Table 4-16 LSTM Set Parameter Function Details

Function	xa_nnlib_lstm_set_config			
Syntax	<pre>Int32 xa_nnlib_lstm_set_config (</pre>			
Description	Sets the parameter specified by param_id to the value passed in the buffer pointed to by params.			
Parameters	Input: handle The opaque component handle. Required alignment: 8 bytes.  Input: param_id Identifies the parameter to be written. Refer to Table 4-11 for the list of supported parameters.  Input: params A pointer to a buffer that contains the parameter value. Required alignment: 4 bytes.			
Errors	If the return value is not XA_NNLIB_NO_ERROR, it implies that the function has encountered one of the following errors:  XA_NNLIB_FATAL_MEM_ALLOC One of the pointers (handle or params) is NULL.  XA_NNLIB_FATAL_MEM_ALIGN One of the pointers (handle or params) is not aligned correctly.  XA_NNLIB_LSTM_CONFIG_FATAL_INVALID_PARAM_ID Parameter identifier (param_id) is not valid.			



Table 4-17 LSTM Get Parameter Function Details

Function	xa_nnlib_lstm_get_config				
Syntax	<pre>Int32 xa_nnlib_lstm_get_config (     xa_nnlib_handle_t handle,     xa_nnlib_lstm_param_id_t param_id,     void *params)</pre>				
Description	Gets the value of the parameter specified by param_id in the buffer pointed to by params.				
Parameters	Input: handle The opaque component handle. Required alignment: 8 bytes. Input: param_id Identifies the parameter to be read. Refer to Table 4-11 for the list of supported parameters. Output: params A pointer to a buffer that is filled with the parameter value when the function returns.				
Errors	Required alignment: 4 bytes.  If the return value is not XA_NNLIB_NO_ERROR, it implies that the function has encountered one of the following errors:  XA_NNLIB_FATAL_MEM_ALLOC One of the pointers (handle or params) is NULL.  XA_NNLIB_FATAL_MEM_ALIGN One of the pointers (handle or params) is not aligned correctly.  XA_NNLIB_LSTM_CONFIG_FATAL_INVALID_PARAM_ID Parameter identifier (param_id) is not valid.				



# 4.2.4 Structures Specific to LSTM

Table 4-18 LSTM Config Structure xa\_nnlib\_lstm\_init\_config\_t

Element Type	Element Name	Range	Default	Description
Int32	in_feats	4-2048	256	Number of input features (must be multiple of 4)
Int32	out_feats	4-2048	256	Number of output features (must be multiple of 4)
Int32	pad	0, 1	1	Padding 16 bytes for HiFi 5 DSP
Int32	mat_prec	8, 16	16	Matrix input precision
Int32	vec_prec	16	16	Vector input precision
xa_nnlib_lst m_precision_ t	precision	XA_NNLIB_LSTM _16bx16b, XA_NNLIB_LSTM _8bx16b	XA_NNLIB_LST M_16bx16b	Coef and I/O precision. Note: The current library supports only 16bx16b and 8bx16b precision for LSTM.
Int16	coeff_Qfo rmat	0-15	15	Number of fractional bits for weights and biases
Int16	cell_Qfor mat	0-26		Number of fractional bits for cells.
Int16	io_Qforma t	0-15	12	Number of fractional bits for input and output

Table 4-19 xa\_nnlib\_lstm\_weights\_t Parameter Type

Element Type	Element Name	Range	Default	Description
coeff_t *	w_xf	NA	NA	Pointer to coefficient matrix w_xf.
xa_nnlib_	shape_w_xf	NA	NA	Shape information about w_xf.
shape_t				
coeff_t *	w_xi	NA	NA	Pointer to coefficient matrix w_xi.
xa_nnlib_	shape_w_xi	NA	NA	Shape information about w_xi.
shape_t				
coeff_t *	W_XC	NA	NA	Pointer to coefficient matrix w_xc.
xa_nnlib_	shape_w_xc	NA	NA	Shape information about w_xc.
shape_t				
coeff_t *	W_XO	NA	NA	Pointer to coefficient matrix w_xo.
xa_nnlib_	shape_w_xo	NA	NA	Shape information about w_xo.
shape_t				
coeff_t *	w_hf	NA	NA	Pointer to coefficient matrix w_hf.
xa_nnlib_	shape_w_hf	NA	NA	Shape information about w_hf.
shape_t				
coeff_t *	w_hi	NA	NA	Pointer to coefficient matrix w_hi.

Element Type	Element Name	Range	Default	Description
xa_nnlib_	shape_w_hi	NA	NA	Shape information about w_hi.
shape_t				
coeff_t *	w_hc	NA	NA	Pointer to coefficient matrix w_hc.
xa_nnlib_	shape_w_hc	NA	NA	Shape information about w_hc.
shape_t				
coeff_t *	w_ho	NA	NA	Pointer to coefficient matrix w_ho.
xa_nnlib_	shape_w_ho	NA	NA	Shape information about w_ho.
shape_t				

Table 4-20 xa\_nnlib\_lstm\_biases\_t Parameter Type

Element Type	Element Name	Range	Default	Description
coeff_t *	b_f	NA	NA	Pointer to coefficient matrix b_f.
xa_nnlib_shape_t	shape_b_f	NA	NA	Shape information about b_f.
coeff_t *	b_i	NA	NA	Pointer to coefficient matrix b_i.
xa_nnlib_shape_t	shape_b_i	NA	NA	Shape information about b_i.
coeff_t *	b_c	NA	NA	Pointer to coefficient matrix b_c.
xa_nnlib_shape_t	shape_b_c	NA	NA	Shape information about b_c.
coeff_t *	b_0	NA	NA	Pointer to coefficient matrix b_o.
xa_nnlib_shape_t	shape_b_o	NA	NA	Shape information about b_o.

**Note** LSTM requires all weight matrices' and bias vectors' pointers to be 8 bytes aligned.

## 4.2.5 Enums Specific to LSTM

Table 4-21 Enum xa\_nnlib\_lstm\_precision\_t

Element	Description
XA_NNLIB_LSTM_16bx16b	Coef: 16 bits, I/O: 16 bits Fixed Point
XA_NNLIB_LSTM_8bx16b	Coef: 8 bits, I/O: 16 bits Fixed Point
XA_NNLIB_LSTM_8bx8b	Not supported
XA_NNLIB_flt16xflt16	Not supported

**Note** Currently, LSTM only supports the XA\_NNLIB\_LSTM\_16bx16b, XA\_NNLIB\_LSTM\_8bx16b precision setting.

99



Table 4-22 describes parameter IDs for parameters supported by LSTM. It contains the following columns:

- Parameter ID: Parameter identifier (param\_id).
- Value type: A pointer (params) to a variable of this type is to be passed.
- RW: Indicates whether the parameter can be read (get) and/or written (set).
- Range: Indicates valid values of the parameter.
- Default: Default value of the parameter.
- Description: Brief description of the parameter.

Table 4-22 LSTM Specific Parameters

Parameter ID	Value Type	RW	Range	Default	Description
XA_NNLIB_LSTM_RESTORE_	vect_t []	RW	NA	NA	Set previous output. This can be used
CONTEXT_OUTPUT					to set prev_h to specific context (size should be equal to number of output features). Upon set config, the buffer passed is copied to persistent memory; upon get config, it returns the prev_h state in the given buffer.
XA_NNLIB_LSTM_RESTORE_ CONTEXT_CELL	vect_t []	RW	NA	NA	Set previous cell state. This can be used to set prev_c to specific cell context (size should be equal to number of output features). Upon set config, the buffer passed is copied to persistent memory; upon get config, it returns the prev_c state in the given buffer.
XA_NNLIB_LSTM_WEIGHT	xa_nnlib_ lstm_ weights_t	RW	NA	NA	Weight matrices, pointers to weight matrices along with shape information needs to be passed via xa_nnlib_lstm_weights_t structure for set config. Upon get config, it returns pointers to weight matrices along with their shape information in same structure.
XA_NNLIB_LSTM_BIAS	xa_nnlib_ lstm_ biases_t	RW	NA	NA	Bias vectors, pointers to bias vectors along with shape information needs to be passed via xa_nnlib_lstm_biases_t structure for set config. Upon get config, it returns pointers to bias vectors along with their shape information in same structure.
XA_NNLIB_LSTM_INPUT_ SHAPE	xa_nnlib_ shape_t	R	NA	NA	Input shape information, get information of the input shape expected by the layer.
A_NNLIB_LSTM_OUTPUT_ SHAPE	xa_nnlib_ shape_t	R	NA	NA	Output shape information, get information of the output shape expected by layer.



#### 4.3 CNN Layer

The CNN APIs are defined in xa\_nnlib\_cnn\_api.h.

#### 4.3.1 CNN Layer Specification

The CNN layer implements Standard 2D Convolution, Standard 1D Convolution, and Depthwise Separable 2D Convolution. Refer to the equations in Section 3.2.1 for Standard 2D Convolution, Section 3.2.2 for Standard 1D Convolution, and Section 3.2.3 for Depthwise Separable 2D Convolution.

#### 4.3.2 Error Codes Specific to CNN

Other than common error codes explained in Section 2.3, the CNN layer may also report the following error codes, which may be generated during the initialization stage.

- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_ALGO
   Algorithm is not supported
- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_PRECISION
   I/O precision is not supported.
- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_BIAS\_SHIFT
   Value of Bias shift is not supported
- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_ACC\_SHIFT
   Value of Accumulator shift is not supported.
- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_STRIDE
   Value of strides is not supported
- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_PADDING
   Value of padding is not supported.
- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_INPUT\_SHAPE
   Input shape dimension is not supported.
- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_OUTPUT\_SHAPE
   Out shape dimension is not supported.
- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_KERNEL\_SHAPE
   Kernel shape dimension is not supported.
- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_BIAS\_SHAPE
   Bias shape dimension is not supported.
- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_PARAM\_ID
   Parameter identifier (param\_id) is not valid



XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_PARAM\_COMBINATION
 Parameter combination (param\_id) is not valid

The following error codes may be generated during the execution stage.

XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_INPUT\_SHAPE
 Input shape passed during execution does not match with the input shape passed during initialization

#### 4.3.3 API Functions Specific to CNN

## 4.3.3.1 Query Functions

Table 4-23 CNN Get Persistent Size Function

Function	xa_nnlib_cnn_get_persistent_fast
Syntax	<pre>Int32 xa_nnlib_cnn_get_persistent_fast (</pre>
	xa_nnlib_cnn_init_config_t *config)
Description	Returns persistent memory size in bytes required by CNN layer.
Parameters	Input: config
i arameters	Initial configuration parameters (see Table 4-29).
Errors	If return value is less than 0, then it is an error. Following are the possible
LITOIS	error codes:
	<ul><li>XA_NNLIB_FATAL_MEM_ALLOC</li></ul>
	<ul><li>XA_NNLIB_CNN_CONFIG_FATAL_INVALID_ALGO</li></ul>
	Algorithm is not supported
	<ul><li>XA_NNLIB_CNN_CONFIG_FATAL_INVALID_PRECISION</li></ul>
	I/O precision is not supported.
	<ul><li>XA_NNLIB_CNN_CONFIG_FATAL_INVALID_BIAS_SHIFT</li></ul>
	Value of Bias shift is not supported
	<ul><li>XA_NNLIB_CNN_CONFIG_FATAL_INVALID_ACC_SHIFT</li></ul>
	Value of Accumulator shift is not supported.
	<ul><li>XA_NNLIB_CNN_CONFIG_FATAL_INVALID_STRIDE</li></ul>
	Value of strides is not supported
	<ul><li>XA_NNLIB_CNN_CONFIG_FATAL_INVALID_PADDING</li></ul>
	Value of padding is not supported.






Table 4-24 CNN Get Scratch Size Function

Function	xa_nnlib_cnn_get_scratch_fast				
Syntax	<pre>Int32 xa_nnlib_cnn_get_scratch_fast (</pre>				
	xa_nnlib_cnn_init_config_t *config)				
Description	Returns scratch memory size in bytes required by CNN layer.				
Parameters	Input: config				
	Initial configuration parameters (see Table 4-29).				
Errors	If return value is less than 0, then it is an error. Following are the possible error codes:				
	<ul><li>XA_NNLIB_FATAL_MEM_ALLOC</li></ul>				
	<ul><li>XA_NNLIB_CNN_CONFIG_FATAL_INVALID_ALGO</li></ul>				
	Algorithm is not supported				
	<ul><li>XA_NNLIB_CNN_CONFIG_FATAL_INVALID_PRECISION</li></ul>				
	I/O precision is not supported.				
	<ul><li>XA_NNLIB_CNN_CONFIG_FATAL_INVALID_BIAS_SHIFT</li></ul>				
	Value of bias shift is not supported				
	<ul><li>XA_NNLIB_CNN_CONFIG_FATAL_INVALID_ACC_SHIFT</li></ul>				
	Value of Accumulator shift is not supported.				
	<ul><li>XA_NNLIB_CNN_CONFIG_FATAL_INVALID_STRIDE</li></ul>				
	Value of strides is not supported				



- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_PADDING
   Value of padding is not supported.
- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_INPUT\_SHAPE
   Input shape dimension is not supported.
- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_OUTPUT\_SHAPE
   Out shape dimension is not supported.
- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_KERNEL\_SHAPE
   Kernel shape dimension is not supported.
- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_BIAS\_SHAPE
   Bias shape dimension is not supported.
- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_PARAM\_ID
   Parameter identifier (param\_id) is not valid
- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_PARAM\_ COMBINATION

Parameter combination (param\_id) is not valid



## 4.3.3.2 Initialization Stage

Table 4-25 CNN Init Function

Function	xa_nnlib_cnn_init					
Syntax	int xa_nnlib_cnn_init (					
	xa_nnlib_handle_t handle,					
	xa_nnlib_cnn_init_config_t *config)					
Description	Reset the CNN layer API handle into its initial state. Set up the CNN layer to the specified initial configuration parameters.					
Parameters	Input: handle Pointer to the component persistent memory. This is the opaque handle. Required size: see xa_nnlib_cnn_get_persistent_fast. Required alignment: 8 bytes.  Input: config Initial configuration parameters (see Table 4-29). Note that the initial configuration parameters <i>must</i> be identical to those passed to query functions.					
Errors	If the return value is not XA_NNLIB_NO_ERROR, it implies that the function has encountered one of the following errors:  XA_NNLIB_FATAL_MEM_ALLOC One of the pointers is invalid.  XA_NNLIB_FATAL_MEM_ALIGN One of the pointers is not properly aligned.  XA_NNLIB_CNN_CONFIG_FATAL_INVALID_ALGO Algorithm is not supported.  XA_NNLIB_CNN_CONFIG_FATAL_INVALID_PRECISION I/O precision is not supported.  XA_NNLIB_CNN_CONFIG_FATAL_INVALID_BIAS_SHIFT Value of Bias shift is not supported.  XA_NNLIB_CNN_CONFIG_FATAL_INVALID_ACC_SHIFT Value of Accumulator shift is not supported.  XA_NNLIB_CNN_CONFIG_FATAL_INVALID_STRIDE Value of strides is not supported.  XA_NNLIB_CNN_CONFIG_FATAL_INVALID_PADDING Value of padding is not supported.					



- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_INPUT\_SHAPE
   Input shape dimension is not supported.
- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_OUTPUT\_SHAPE
   Out shape dimension is not supported.
- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_KERNEL\_SHAPE
   Kernel shape dimension is not supported.
- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_BIAS\_SHAPE
   Bias shape dimension is not supported.
- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_PARAM\_ID
   Parameter identifier (param\_id) is not valid.
- XA\_NNLIB\_CNN\_CONFIG\_FATAL\_INVALID\_PARAM\_ COMBINATION

Parameter combination (param\_id) is not valid.



## 4.3.3.3 Execution Stage

Table 4-26 CNN Execution Function

Function	xa_nnlib_cnn_process					
Syntax	int xa_nnlib_cnn_process (					
•	xa_nnlib_handle_t handle,					
	void *scratch,					
	void *input,					
	void *output,					
	<pre>xa_nnlib_shape_t *p_in_shape,</pre>					
	xa_nnlib_shape_t *p_out_shape)					
Description	Processes one input shape to generate one output shape.					
Parameters	Input: handle					
	The opaque component handle.					
	Required alignment: 8 bytes.					
	Input: scratch					
	A pointer to the scratch buffer.					
	Required alignment: 8 bytes.					
	Input: input					
	A pointer to the input buffer. Input buffer contains input data.					
	Required alignment: 8 bytes.					
	Output: output					
	A pointer to the output buffer. Output is written to the output buffer.					
	Required alignment: 8 bytes.					
	Input/Output: p_in_shape					
	Pointer to the shape containing input buffer dimensions. Contains the length of input data passed to the CNN layer.					
	Required alignment: 4 bytes.					
	Output: p_out_shape					
	Pointer to the shape for output buffer dimensions. Upon return, *p_out_shape is filled with the length of output generated by the CNN layer.					
	Required alignment: 4 bytes.					
Errors	If the return value is not XA_NNLIB_NO_ERROR, it implies that the function has encountered one of the following errors:					
	<ul><li>XA_NNLIB_FATAL_MEM_ALLOC</li></ul>					
	One of the pointers is NULL					



XA\_NNLIB\_FATAL\_MEM\_ALIGN
 One of the pointers is not having required alignment

XA\_NNLIB\_FATAL\_INVALID\_SHAPE

Input chang passed during execution does not match with the

Input shape passed during execution does not match with the input shape passed during initialization

Table 4-27 CNN Set Parameter Function Details

Function	xa_nnlib_cnn_set_config					
Syntax	int xa_nnlib_cnn_set_config (					
	xa_nnlib_handle_t handle,					
	xa_nnlib_cnn_param_id_t param_id,					
	void *params)					
Description	Sets the parameter specified by param_id to the value passed in the buffer pointed to by params.					
Parameters	Input: handle					
	The opaque component handle.					
	Required alignment: 8 bytes.					
	Input: param_id					
	Identifies the parameter to be written. Refer to Table 4-32 for the list of supported parameters.					
	Input: params					
	A pointer to a buffer that contains the parameter value. Required alignment: 4 bytes.					
Errors	If the return value is not XA_NNLIB_NO_ERROR, it implies that the function has encountered one of the following errors:					
	<ul><li>XA_NNLIB_FATAL_MEM_ALLOC</li></ul>					
	One of the pointers (handle or params) is NULL.					
	<ul><li>XA_NNLIB_FATAL_MEM_ALIGN</li></ul>					
	One of the pointers (handle or params) is not aligned correctly.					
	XA_NNLIB_CNN_CONFIG_FATAL_INVALID_PARAM_ID					
	Parameter identifier (param_id) is not valid.					



Table 4-28 CNN Get Parameter Function Details

Function	xa_nnlib_cnn_get_config			
Syntax	<pre>int xa_nnlib_cnn_get_config(    xa_nnlib_handle_t handle,    xa_nnlib_cnn_param_id_t param_id,    void *params)</pre>			
Description	Gets the value of the parameter specified by param_id in the buffer pointed to by params.			
Parameters	Input: handle The opaque component handle. Required alignment: 8 bytes. Input: param_id			
	Identifies the parameter to be read. Refer to Table 4-32 for the list of supported parameters.  Output: params  A pointer to a buffer that is filled with the parameter value when the function returns.			
Errors	Required alignment: 4 bytes.  If the return value is not XA_NNLIB_NO_ERROR, it implies that the function has encountered one of the following errors:  XA_NNLIB_FATAL_MEM_ALLOC One of the pointers (handle or params) is NULL.  XA_NNLIB_FATAL_MEM_ALIGN One of the pointers (handle or params) is not aligned correctly.  XA_NNLIB_CNN_CONFIG_FATAL_INVALID_PARAM_ID Parameter identifier (param_id) is not valid.			



## 4.3.4 Structures Specific to CNN

Table 4-29 CNN Config Structure xa\_nnlib\_cnn\_init\_config\_t

Element Type	Element Name	Range	Default	Description	
xa_nnlib_	input_	NA	height = 16	Input shape dimensions	
shape_t	shape		width = 16 channels = 4		
Int32	output_ height	NA	16	Output height	
Int32	output_ width	NA	16	Output width	
Int32	output_ channels	NA	4	Output depth or channels	
Int32	output_ format	0 or 1	0	Output data format 0: SHAPE_CUBE_DWH_T 1: SHAPE_CUBE_WHD_T	
xa_nnlib_ shape_t	kernel_ std_shape	NA	height = 16 width = 16 channels = 4	Standard 1D/2D Convolution Kernel (Filter) shape dimensions output_channels indicate number of kernels	
xa_nnlib_ shape_t	kernel_ ds_depth_ shape	NA	NA	Depthwise Separable 2D Convolution - Depthwise Kernel (filter) Dimensions	
xa_nnlib_ shape_t	kernel_ds_ point_ shape	NA	NA	Depthwise Separable 2D Convolution - Pointwise Kernel (filter) Dimensions	
xa_nnlib_ shape_t	bias_std_ shape	NA	channels = 4	Standard 1D/2D Convolution Bias dimensions	
xa_nnlib_ shape_t	bias_ds_ depth_ shape	NA	NA	Depthwise Separable 2D Convolution - Depthwise Bias) Dimensions	
xa_nnlib_ shape_t	bias_ds_ point_ shape	NA	NA	Depthwise Separable 2D Convolution – Pointwise Bias Dimensions	
xa_nnlib_cnn _precision_t	precision	XA_NNLIB_ CNN_16bx1 6b, XA_NNLIB_ CNN_8bx16 b, XA_NNLIB_ CNN_8bx8b, XA_NNLIB_ CNN_f32xf3 2	XA_NNLIB_CNN_8b x16b	Kernel (filter), input, output precision setting	
Int32	bias_ shift	-31 to 31	7	Q-format adjustment for bias before addition into accumulator, +/- value - left/right shift	

Element Type	Element Name	Range	Default	Description
Int32	acc_shift	-31 to 31	-7	Q-format adjustment for accumulator before rounding to result, +/- value - left/right shift
Int32	channels_ multiplier	NA	NA	Depthwise Separable 2D Convolution - channel multiplier. (channels_multiplier * input_channels) must be multiple of 4
Int32	x_padding	NA	2	Left side padding to be added to input
Int32	y_padding	NA	2	Top padding to be added to input
Int32	x_stride	NA	2	Strides over padded input in width dimension
Int32	y_stride	NA	2	Strides over padded input in height dimension
xa_nnlib_cnn _algo_t	algo	NA	XA_NNLIB_CNN_CO NV2D_STD	Convolution algorithm

# 4.3.5 Enums Specific to CNN

Table 4-30 Enum xa\_nnlib\_cnn\_precision\_t

Element	Description		
XA_NNLIB_CNN_16bx16b	Coef: 16 bits, I/O: 16 bits fixed point		
XA_NNLIB_CNN_8bx16b	Coef: 8 bits, I/O: 16 bits fixed point		
XA_NNLIB_CNN_8bx8b	Coef: 8 bits, I/O: 8 bits fixed point		
XA_NNLIB_CNN_f32xf32	Coef: single precision float, I/O: single precision float		

Table 4-31 Enum xa\_nnlib\_cnn\_algo\_t

Element	Description
XA_NNLIB_CNN_CONV1D_ST	Standard 1D Convolution
XA_NNLIB_CNN_CONV2D_STD	Standard 2D Convolution
XA_NNLIB_CNN_CONV2D_DS	Depthwise Separable 2D Convolution



Table 4-32 describes parameter IDs for parameters supported by CNN. It contains the following columns:

- Parameter ID: Parameter identifier (param\_id).
- Value type: A pointer (params) to a variable of this type is to be passed.
- RW: Indicates whether the parameter can be read (get) and/or written (set).
- Range: Indicates valid values of the parameter.
- Default: Default value of the parameter
- Description: Brief description of the parameter.

Table 4-32 CNN Specific Parameters

Parameter ID	Value Type	RW	Range	Default	Description
XA_NNLIB_CNN_KERNEL	vect_t []	RW	NA	NA	Kernel shape information, get or set information of the kernel shape expected by the layer
XA_NNLIB_CNN_BIAS	vect_t []	RW	NA	NA	Bias shape information, get or set information of the bias shape expected by the layer
XA_NNLIB_CNN_INPUT_ SHAPE	xa_ nnlib_ shape_ t	R	NA	NA	Input shape information, get information of the input shape expected by the layer.
XA_NNLIB_CNN_OUTPUT_ SHAPE	xa_ nnlib_ shape_ t	R	NA	NA	Output shape information, get information of the output shape produced by layer.



## 5.Introduction to the Example Testbench

## 5.1 Making the Library

If you have source code distribution, you must build the NN library before you can build the testbench. To do so, follow these steps:

- 1. Go to build.
- 2. From the command prompt, enter: xt-make -f makefile clean all install

The NN library xa\_nnlib.a will be built and copied to the lib directory.

#### 5.2 Making the Executable

To build the testbenches, follow these steps:

- 1. Go to test/build.
- 2. From the command-line prompt, enter:
   xt-make -f makefile\_testbench\_sample clean all

This will build the example testbenches for all the kernels and layers.

The following header files are common and used by all testbenches.

- Testbench header files (test/include)
  - xt\_profiler.h
  - cmdline\_parser.h
  - file\_io.h
  - xt\_manage\_buffers.h

The following sections describe each low-level kernel and layer testbench.



# 5.3 Sample Testbench for Matrix X Vector Multiplication Kernels

The NN library Matrix X Vector Multiplication Kernels are provided with a sample testbench application. The supplied testbench consists of the following files:

- Testbench source files (test/src)
  - xa\_nn\_matXvec\_testbench.c

#### **5.3.1** Usage

The NN library Matrix X Vector Multiplication Kernels executable can be run with command-line options as follows.

\$ xt-run [--mem\_model] [--turbo] xa\_nn\_matXvec\_test [options]

Option	Description	Additional Information
-rows	Rows of mat1.	
-cols1	Columns of mat1 and rows of mat2 (Default=32)	Columns of mat1 must be multiple of 4
-cols2	Columns of mat2 (Default=32)	Columns of mat2 must be multiple of 4
-row_stride1	Row stride for mat1(Default=32)	
-row_stride2	Row stride for mat2(Default=32)	
-vec_count	Vec count for Time batching(Default=1)	
-acc_shift	Accumulator shift(Default=-7)	
-bias_shift	Bias shift(Default=7)	
-mat_precision	8, 16, -1(single precision float), -3 (asym8u) or -5 (sym8s); (Default=16)	
-inp_precision	8, 16, -1(single precision float), -3 (asym8u) or -4 (asym8s); (Default=16)	
-out_precision	8, 16, 32, 64 -1(single precision float), -3 (asym8u) or -4 (asym8s); (Default=16)	
-bias_precision	16, 64 -1(single precision float), 32(for quantized 8-bit kernels); (Default=16)	
-membank_padding	0 or 1 (Default=1)	
-frames	Positive number; (Default=2)	
-activation	Sigmoid, tanh, relu or softmax (Default= bypass i.e. no activation for output)	



Option	Description	Additional Information
-write_file	Set to 1 to write input and output vectors to file; (Default=0)	
-read_inp_file_name	Full filename for reading inputs (order - mat1, vec1, mat2, vec2, bias)	
-read_ref_file_name	Full filename for reading reference output	
- write_inp_file_name	Full filename for writing inputs (order - mat1, vec1, mat2, vec2, bias)	
- write_out_file_name	Full filename for writing output	
-verify	Verify output against provided reference	0: Disable, 1: Bit exact match (Default=1)
-batch	Flag to execute time batching kernels	0: Disable, 1: Enable (Default=0)
-fc	Flag to execute fully connected kernels	0: Disable, 1: Enable (Default=0)
-help	Prints help	

If no command line arguments are given, the Matrix X Vector Multiplication Kernels sample testbench runs with default values.

## 5.4 Sample Testbench for Convolution Kernels

The NN library convolutional kernels are provided with a sample testbench application. The supplied testbench consists of the following files:

- Testbench source files (test/src)
  - xa\_nn\_conv\_testbench.c

#### **5.4.1** Usage

The NN Library convolutional kernels executable can be run with command-line options as follows.

Option	Description
-input_height	Input height (Default=16)
-input_width	Input width (Default=16)
-input_channels	Input channels (Default=4)
-kernel_height	Kernel height (Default=3)



Option	Description	
-kernel_width	Kernel width (Default=3)	
-out_channels	Out channels (Default=4)	
-channels_multiplier	Channel Multiplier (Default=1)	
-x_stride	Stride in width dimension (Default=2)	
-y_stride	Stride in height dimension (Default=2)	
-x_padding	Left padding in width dimension (Default=2)	
-y_padding	Top padding in height dimension (Default=2)	
-out_height	Output height (Default=16)	
-out_width	Output width (Default=16)	
-bias_shift	Bias shift (Default=7)	
-acc_shift	Accumulator shift (Default=-7)	
-inp_data_format	0 (SHAPE_CUBE_DWH_T), 1 (SHAPE_CUBE_WHD_T) (Default=1)	
-out_data_format	0 (SHAPE_CUBE_DWH_T), 1 (SHAPE_CUBE_WHD_T) (Default=0)	
-inp_precision	8, 16, -1(single precision float), -3 (asym8u) or -4 (asym8s); (Default=16)	
-kernel_precision	8, 16, -1(single precision float), -3 (asym8u) or -5 (sym8s); (Default=8)	
-out_precision	8, 16, -1(single precision float), -3 (asym8u) or -4 (asym8s); (Default=16)	
-bias_precision	8, 16, -1(single precision float), 32(for quantized 8-bit kernels) (Default=16)	
-frames	Positive number (Default=2)	
-kernel_name	conv2d_std, conv2d_depth, conv1d_std; (Default= conv2d_std)	
-write_file	Set to 1 to write input and output vectors to file; (Default=0)	
-read_inp_file_name	Full filename for reading inputs (order - input, kernel, bias, (pointwise kernel, pointwise bias for depth separable))	
-read_ref_file_name	Full filename for reading reference output	
-write_inp_file_name	Full filename for writing inputs (order - input, kernel, bias, (pointwise kernel, pointwise bias for depth separable))	



Option	Description
-write_out_file_name	Full filename for writing output
-verify	Verify output against provided reference; 0: Disable, 1: Bit exact match (Default=1)
-help	Prints help

If no command line arguments are given, the Convolutional Kernels sample testbench runs with default values.



# 5.5 Sample Testbench for Activation Kernels

The NN library activation kernels are provided with a sample testbench application. The supplied testbench consists of the following files:

- Testbench source files (test/src)
  - xa\_nn\_activations\_testbench.c

#### 5.5.1 **Usage**

The NN library activation kernels executable can be run with command-line options as follows.

\$ xt-run [--mem\_model] [--turbo] xa\_nn\_activation\_test [options]

Option	Description	
-num_elements	Number of elements (Default=32)	
-relu_threshold	Threshold for relu in Q16.15 (Default= 32768 i.e. =1 in Q16.15)	
-inp_precision	8, 16, 32, -1 (single precision float), -3 (asym8u) or -4 (asym8s); (Default=32)	
-out_precision	8, 16, 32, -1(single precision float), -3 (asym8u) or -4 (asym8s); (Default=32)	
-frames	Positive number (Default=2)	
-activation	Sigmoid, tanh, relu, relu_std, relu1, relu6, activation_min_max, softmax, hard_swish or prelu (Default= sigmoid)	
-write_file	Set to 1 to write input and output vectors to file; (Default=0)	
-read_inp_file_name	Full filename for reading input	
-read_ref_file_name	Full filename for reading reference output	
- write_inp_file_name	Full filename for writing input	
-	Full filename for writing output	
write_out_file_name		
-verify	Verify output against provided reference; 0: Disable, 1: Bit exact match (Default=1)	
Quantized 8-bit specific parameters		
-diffmin	Diffmin; Default=-15	
-input_left_shift	Input_left_shift; Default=27	
-input_multiplier	Input_multiplier; Default=2060158080	



Option	Description
-activation_max	asym8u input data activation max; Default=0
-activation_min	asym8u input data activation min; Default=0
-input_range_radius	Sigmoid_asym8u input parameter; Default=128
-zero_point	Sigmoid_asym8u input parameter; Default=0
-inp_zero_bias	Zero bias value for input Default=0
-alpha_zero_bias	Prelu parameter - Zero bias value for alpha Default=0
-alpha_multiplier	Prelu parameter - Multiplier value for alpha Default=0x40000000
-alpha_shift	Prelu parameter - Shift value for alpha Default=0
-reluish_multiplier	Hard Swish parameter - Multiplier value for relu scale Default=0x40000000
-reluish_shift	Hard Swish parameter - Shift value for relu scale Default=0
-out_multiplier	Multiplier value for output Default=0x40000000
-out_shift	Shift value for output Default=0
-out_zero_bias	Zero bias value for output Default=0
-help	Prints help

If no command line arguments are given, the Activation Kernels sample testbench runs with default values.

## 5.6 Sample Testbench for Pooling Kernels

The NN library pooling kernels are provided with a sample testbench application. The supplied testbench consists of the following files:

- Testbench source files (test/src)
  - xa\_nn\_pool\_testbench.c

#### **5.6.1** Usage

The NN library pooling kernels executable can be run with command-line options as follows.

```
$ xt-run [--mem_model] [--turbo] xa_nn_pool_test [options]
```



Option	Description	
-input_height	Input height (Default=16)	
-input_width	Input width (Default=16)	
-input_channels	Input channels (Default=4)	
-kernel_height	Kernel height (Default=3)	
-kernel_width	Kernel width (Default=3)	
-x_stride	Stride in width dimension (Default=2)	
-y_stride	Stride in height dimension (Default=2)	
-x_padding	Left padding in width dimension (Default=2)	
-y_padding	Top padding in height dimension (Default=2)	
-out_height	Output height (Default=16)	
-out_width	Output width (Default=16)	
-acc_shift	Accumulator shift (Default=-7)	
-inp_data_format	0 (SHAPE_CUBE_DWH_T), 1 (SHAPE_CUBE_WHD_T) (Default=1)	
-out_data_format	0 (SHAPE_CUBE_DWH_T), 1 (SHAPE_CUBE_WHD_T) (Default=1)	
-inp_precision	8, 16, -1(single precision float), -3(asym8u) (Default=16)	
-out_precision	8, 16, -1(single precision float), -3(asym8u) (Default=16)	
-frames	Positive number (Default=2)	
-kernel_name	avgpool, maxpool (Default= avgpool)	
-write_file	set to 1 to write input and output vectors to file; (Default=0)	
-read_inp_file_name	Full filename for reading inputs (order - inp)	
-read_ref_file_name	Full filename for reading reference output	
-write_inp_file_name	Full filename for writing inputs (order - inp)	
-write_out_file_name	Full filename for writing output	
-verify	Verify output against provided reference; 0: Disable, 1: Bit exact match (Default=1)	
-help	Prints help	

If no command line arguments are given, the Pooling Kernels sample testbench runs with default values.



## 5.7 Sample Testbench for Basic Operations Kernels

The NN library basic kernels are provided with a sample testbench application. The supplied testbench consists of the following files:

- Testbench source files (test/src)
  - xa\_nn\_basic\_testbench.c

#### **5.7.1** Usage

The NN library basic kernels executable can be run with command-line options as follows.

\$ xt-run [--mem\_model] [--turbo] xa\_nn\_basic\_test [options]

Option	Description	
-io_length	Input/output vector length; Default=1024	
-inp_precision	16, -3 (asym8u), -1 (single prec float), -4(asym8s); Default=-1	
-out_precision	-3 (asym8u), -1 (single prec float), -4(asym8s); Default=-1	
-vec_count	Number of input vectors; Default=1	
-frames	Positive number; Default=2	
-kernel_name	elm_add, elm_sub, elm_mul, elm_floor, dot_prod, elm_min and elm_max, elm_equal, elm_notequal, elm_greater, elm_greaterequal, elm_less, elm_lessequal; Default=elem_add	
-write_file	Set to 1 to write input and output vectors to file; Default=0	
-read_inp1_file_name	Full filename for reading inputs (order - inp)	
-read_inp2_file_name	Full filename for reading inputs (order - inp)	
-read_ref_file_name	Full filename for reading reference output	
-write_inp1_file_name	Full filename for writing inputs (order - inp)	
-write_inp2_file_name	Full filename for writing inputs (order - inp)	
-write_out_file_name	Full filename for writing output	
-verify	Verify output against provided reference; 0: Disable, 1: Bit exact match; Default=1	
Quantized 8-bit specific parameters		
-output_zero_bias	Output zero bias; Default=127	



Option	Description
-output_left_shift	Output_left_shift; Default=1
-output_multiplier	Output_multiplier; Default=0x7fff
-output_activation_min	Output_activation_min; Default=0
-output_activation_max	Output_activation_max; Default = 225
-input1_zero_bias	Input1 zero bias; Default=-127
-input1_left_shift	Input1 left shift; Default=0
-input1_multiplier	Input1 multiplier; Default=0x7fff
-input2_zero_bias	Input2 zero bias; Default=-127
-input2_left_shift	Input2 left shift; Default=0
-input2_multiplier	Input2 multiplier; Default=0x7fff
-left_shift	Global left shift; Default=0
-h	Prints help

If no command line arguments are given, the Basic Kernels sample testbench runs with default values.

## 5.8 Sample Testbench for GRU Layer

The NN library GRU layer is provided with a sample testbench application. The supplied testbench consists of the following files:

- Testbench source files (test/src)
  - xa\_nn\_gru\_testbench.c

#### **5.8.1** Usage

The NN library GRU executable can be run with command-line options as follows.

```
$ xt-run [--mem_model] [--turbo] xa_nn_gru_test [options]
```



Option	Description	Additional Information
in_feats	Input length (Default=256)	Range: 4-2048
		Note: Input length must be multiple of 4
out_feats	Output length (Default=256)	Range: 4-2048  Note: Output length must
		be multiple of 4
membank_padding	Memory bank padding (Default=1)	Must be 0 or 1
mat_prec	Coefficient precision (Default=16)	Must be 8 or 16
vec_prec	Input precision (Default=16)	Must be 16
verify	Verify output against ref output (Default=1)	Supported values: 0: Disable, 1: Enable
input_file	Input file name	
filter_path	Path where file containing filter are stored	
output_file	File to which output will be written	
prev_h_file	File containing context data	
ref_file	File which has ref output	
-help	Prints help	

If no command line arguments are given, the GRU sample testbench runs with default values.

## 5.9 Sample Testbench for LSTM Layer

The NN library LSTM layer is provided with a sample testbench application. The supplied testbench consists of the following files:

- Testbench source files (test/src)
  - xa\_nn\_lstm\_testbench.c

#### 5.9.1 **Usage**

The NN library LSTM executable can be run with command-line options as follows.

Option	Description	Additional Information
in_feats	Input length (Default=256)	Range: 4-2048  Note: Input length must be multiple of 4
out_feats	Output length (Default=256)	Range: 4-2048  Note: Output length must be multiple of 4



Option	Description	Additional Information
membank_padding	Memory bank padding (Default=1)	Must be 0 or 1
mat_prec	Coefficient precision (Default=16)	Must be 8 or 16
vec_prec	Input precision (Default=16)	Must be 16
verify	Verify output against ref output (Default=1)	Supported values: 0: Disable, 1: Enable
input_file	File containing input shape	
filter_path	Path where file containing filter are stored	
output_file	File to which output will be written	
output_cell_file	File to which cell output will be written	
prev_h_file	File containing context (previous output) data	
prev_c_file	File containing context (previous cell state) data	
ref_file	File which has ref output	
ref_cell_file	File which has ref cell output	
-help	Prints help	

If no command line arguments are given, the LSTM sample testbench runs with default values.

## 5.10 Sample Testbench for CNN Layer

The NN library CNN layer is provided with a sample testbench application. The supplied testbench consists of the following files:

- Testbench source files (test/src)
  - xa\_nn\_cnn\_testbench.c

#### 5.10.1 Usage

The NN Library CNN executable can be run with command-line options as follows.

Option	Description
-input_height	Input height (Default=16)
-input_width	Input width (Default=16)
-input_channels	Input channels (Default=4)
-kernel_height	Kernel height (Default=3)



Option	Description
-kernel_width	Kernel width (Default=3)
-out_channels	Out channels (Default=4)
-channels_multiplier	Channel Multiplier (Default=1)
-x_stride	Stride in width dimension (Default=2)
-y_stride	Stride in height dimension (Default=2)
-x_padding	Left padding in width dimension (Default=2)
-y_padding	Top padding in height dimension (Default=2)
-out_height	Output height (Default=16)
-out_width	Output width (Default=16)
-bias_shift	Bias shift (Default=7)
-acc_shift	Accumulator shift (Default=-7)
-out_data_format	Output data format, 0 (SHAPE_CUBE_DWH_T), 1 (SHAPE_CUBE_WHD_T); (Default=0)
-inp_precision	8, 16, -1(single precision float); (Default=16)
-kernel_precision	8, 16, -1(single precision float); (Default=8)
-out_precision	8, 16, -1(single precision float); (Default=16)
-bias_precision	8, 16, -1(single precision float); (Default=16)
-frames	Positive number; (Default=2)
-kernel_name	conv2d_std, conv2d_depth, conv1d_std; (Default= conv2d_std)
-write_file	Set to 1 to write input and output vectors to file; (Default=0)
-read_inp_file_name	Full filename for reading inputs (order - input, kernel, bias, (pointwise kernel, pointwise bias for depth separable))
-read_ref_file_name	Full filename for reading reference output
-write_inp_file_name	Full filename for writing inputs (order - input, kernel, bias, (pointwise kernel, pointwise bias for depth separable))
-write_out_file_name	Full filename for writing output
-verify	Verify output against provided reference; 0: Disable, 1: Bit exact match; Default=1



Option	Description
-help	Prints help

If no command line arguments are given, the CNN sample testbench runs with default values.

## 5.11 Sample Testbenches for Neural Network Examples

Along with the NN library this package includes two samples testbenches for NN use-case examples,  $xa_nn_model_conv_test$  and  $xa_nn_model_tiny_conv_test$ . Both the applications consist of a pre-trained neural network model stored as read-only data. The testbenches use the NN library kernels for inference of the pre-trained neural network. The neural networks were trained using the Simple Audio Recognition tutorial in TensorFlow [2]. The test application uses a small convolutional neural network to recognize a word from the input spectrogram given as input. Currently, only single precision float processing is used. The input spectrogram is generated externally by extracting the speech features from an audio file(.wav) and they are stored as the .bin input files. The information related to the details of the NN model has been given in the testbench. Both the applications can work as a yes-no recognizer or a ten-word recognizer based on the selected model (-model).

The xa\_nn\_model\_tiny\_conv\_test application consists of the following layers:

- Input
- Standard 2D Convolution
- ReLU
- Fully Connected
- Softmax

The xa\_nn\_model\_conv\_test application consists of the following layers:

- Input
- Standard 2D Convolution
- ReLU
- Maxpool
- Standard 2D Convolution
- ReLU
- Fully Connected
- Softmax

The supplied testbenches consist of the following files:

- Testbench source files (test/src)
  - xa\_nn\_model\_tiny\_conv\_testbench.c
  - xa\_nn\_model\_conv\_testbench.c
- Testbench source files containing weights of the models (test/src)
  - tiny\_conv2d\_ker\_bias.c
  - tiny\_fc\_ker\_bias.c



- conv\_conv2d\_ker\_bias.c
- conv\_fc\_ker\_bias.c
- Additional Testbench include files (test/include)
  - tiny\_conv2d\_ker\_bias.h
  - tiny\_fc\_ker\_bias.h
  - conv\_conv2d\_ker\_bias.h
  - conv\_fc\_ker\_bias.h
- Testbench input files (test/test\_inp)

#### Following is the naming convention for the input files:

- [NN model]\_[word model]\_[input word(s)].bin
  - tiny\_conv\_Ten\_Word\_stop.bin
  - tiny\_conv\_Ten\_Word\_stop\_right.bin
  - tiny\_conv\_Yes\_No\_yes.bin
  - tiny\_conv\_Yes\_No\_yes\_no.bin
  - conv\_Ten\_Word\_down\_on.bin
  - conv\_Ten\_Word\_off.bin
  - conv\_Yes\_No\_no.bin
  - conv\_Yes\_No\_no\_no.bin

#### 5.11.1 Usage

The NN Library NN Model testbenches executable can be run with command-line options as follows.

```
$ xt-run [--mem_model] [--turbo] xa_nn_model_conv_test [options]
$ xt-run [--mem_model] [--turbo] xa_nn_model_tiny_conv_test
[options]
```

Option	Description
-read_inp_file_name	Full filename for reading input spectrogram.
-model	Yes_No, Ten_Word; (Default=
	Yes_No)
-precision	-1 for FLOAT32; (Default=-1
	FLOAT32)
-frames	Data frames to be processed.
	Should be a positive number.
	(Default=1)
-help	Shows help



## 6. References

- [1] Reference Wiki page for GRU. <a href="https://en.wikipedia.org/wiki/Gated\_recurrent\_unit">https://en.wikipedia.org/wiki/Gated\_recurrent\_unit</a>
- [2] Simple Audio Recognition tutorial in TensorFlow: https://www.tensorflow.org/tutorials/sequences/audio\_recognition
- [3] <u>TensorFlow Lite for Microcontrollers</u>