Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

SpyDrNet 1.12.2 #204

Merged
merged 29 commits into from
Apr 18, 2023
Merged

SpyDrNet 1.12.2 #204

merged 29 commits into from
Apr 18, 2023

Conversation

emonlux
Copy link
Collaborator

@emonlux emonlux commented Apr 18, 2023

SpyDrNet 1.12.2

April 18, 2023

  • Bug fix for Verilog parser for partially connected ports being misaligned and fixed primitive name with a space at the end.
  • Changed some of the os.path to pathlib to conform to updated coding standards

jacobdbrown4 and others added 29 commits February 9, 2023 09:44
[verilog] Fixed parser not properly handling empty instance port list
… spaces at the end of primitves as these functions were implemented in the verilog parser and composer
@emonlux emonlux merged commit 6ca86f5 into master Apr 18, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants