

Note: schematic is incomplete; I left out most caps and VREG circuit details since there is nothing special and they are not needed for understanding the circuit

