You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Due to a bug, Qiskit transpiles single-qubit gates to u1, u2, or u3 gates even though the original gates are in the target gateset. This is being tracked upstream at Qiskit/qiskit#10568.
As a consequence, the new V2 backends in DDSIM actually transpile circuits containing such gates.
In most of the cases, MQT Core and the corresponding parser should be clever enough to reconstruct the original gate, but it is still not ideal.
This issue acts as a tracker for the upstream issue in Qiskit. Once that is resolved, we should more-or-less automatically benefit from it and can enable the respective tests again.
Expected behavior
Backends should not transpile gates that they declare to support.
How to Reproduce
Uncomment the respective lines in the test/python/test_target.py file and run the tests.
The text was updated successfully, but these errors were encountered:
burgholzer
changed the title
🐛 Wrong transpilation of single qubit gates (BackendV2)
🐛 BackendV2 unnecessarily transpiles supported gates
Sep 5, 2023
## Description
This PR removes the test workaround for the Qiskit target support.
Qiskit no longer unnecessarily transpiles gates that are natively
supported.
Fixes#290
## Checklist:
<!---
This checklist serves as a reminder of a couple of things that ensure
your pull request will be merged swiftly.
-->
- [x] The pull request only contains commits that are related to it.
- [x] I have added appropriate tests and documentation.
- [x] I have made sure that all CI jobs on GitHub pass.
- [x] The pull request introduces no new warnings and follows the
project's style guidelines.
Signed-off-by: burgholzer <burgholzer@me.com>
Environment information
Python
Description
Due to a bug, Qiskit transpiles single-qubit gates to
u1
,u2
, oru3
gates even though the original gates are in the target gateset. This is being tracked upstream at Qiskit/qiskit#10568.As a consequence, the new V2 backends in DDSIM actually transpile circuits containing such gates.
In most of the cases, MQT Core and the corresponding parser should be clever enough to reconstruct the original gate, but it is still not ideal.
This issue acts as a tracker for the upstream issue in Qiskit. Once that is resolved, we should more-or-less automatically benefit from it and can enable the respective tests again.
Expected behavior
Backends should not transpile gates that they declare to support.
How to Reproduce
Uncomment the respective lines in the
test/python/test_target.py
file and run the tests.The text was updated successfully, but these errors were encountered: