CS405 Computer System Architecture

Dr CK Raju

Dept of CSE

September 12, 2018



Presentation Outline

- Module I: Parallel Computer Models
 - Evolution of Computer Architecture
 - System Attributes to Performance
 - Multiprocessors and Multicomputers
 - Multivector and SIMD

2 Module II: Processors and Memory Hierarchy







Architecture of a Simple Processor



- Architecture of a Simple Processor
- Parallel Computer Models



September 12, 2018

- Architecture of a Simple Processor
- Parallel Computer Models
- Evolution of Computer Architecture



- Architecture of a Simple Processor
- Parallel Computer Models
- Evolution of Computer Architecture
- System Attributes to Performance



- Architecture of a Simple Processor
- Parallel Computer Models
- Evolution of Computer Architecture
- System Attributes to Performance
- Multiprocessors and Multicomputers




- Architecture of a Simple Processor
- Parallel Computer Models
- Evolution of Computer Architecture
- System Attributes to Performance
- Multiprocessors and Multicomputers
- Multivector and SIMD Computers



- Architecture of a Simple Processor
- Parallel Computer Models
- Evolution of Computer Architecture
- System Attributes to Performance
- Multiprocessors and Multicomputers
- Multivector and SIMD Computers
- Conditions of Parallelism



Hardware Architecture



ALU (arithmetic, logical and shift), FPU (Floating Point Unit), IR (Instruction Register), PC (Program Counter), PSW (Program Status Word)



Algorithm of a Simple Processor

repeat forever begin

- fetch the next instruction from main memory almost same for all instructions
- execute i.e. carry out the instruction fetched might vary with every instruction



Algorithm of a Simple Processor

repeat forever begin

- fetch the next instruction from main memory almost same for all instructions
- execute i.e. carry out the instruction fetched might vary with every instruction

Note: There are two views for the processor

- (a) In one view, machine instruction set architecture (ISA) defines microprocessor
- (b) In other view, hardware design and circuitry defines the microprocessor end



Generation	Technology	Systems
First (1945-54)	Vacuum tubes, relays	Eniac, IBM 701
Second (1955-64)	Transistors	Univac, IBM 7090,
Third (1965-74)	Integrated Circuits	IBM 360, PDP-8
Fourth (1975-90)	Microprocessors	VAX 9000, Cray X-MP
Fifth (1991 onwards)	Artificial Intelligence	IBM ES 9000, Xeon PHI




Generation	Architecture	Systems
First	PC, ALU, FP Arithmetic	Eniac, IBM 701
Second	Multiplexed Memory Access	Univac, IBM 7090,
Third	SSI, MSI, Cache	IBM 360, PDP-8
Fourth	LSI, VLSI, multiprocessors	VAX 9000, Cray X-MP
Fifth	Scalable Multicomputers	IBM ES 9000, Xeon PHI



Generation	Software	Systems
First	Assembly, Machine	Eniac, IBM 701
Second	HLL with compilers	Univac, IBM 7090,
Third	Multiprogramming OS	IBM 360, PDP-8
Fourth	Multiprocessor OS, Parallel	VAX 9000, Cray X-MP
Fifth	Superscalar, massively parallel	IBM ES 9000, Xeon PHI



September 12, 2018







 Lookahead techniques were introduced to prefetch instructions in order to overlap instruction fetch decode execute and to enable functional parallelism



- Lookahead techniques were introduced to prefetch instructions in order to overlap instruction fetch decode execute and to enable functional parallelism
- Functional parallelism multiple functional units executed simultaneously and practise pipelining



- Lookahead techniques were introduced to prefetch instructions in order to overlap instruction fetch decode execute and to enable functional parallelism
- Functional parallelism multiple functional units executed simultaneously and practise pipelining
- Pipelining performing identical operations repeatedly over vector data strings - either implicitly or explicitly



- Lookahead techniques were introduced to prefetch instructions in order to overlap instruction fetch decode execute and to enable functional parallelism
- Functional parallelism multiple functional units executed simultaneously and practise pipelining
- Pipelining performing identical operations repeatedly over vector data strings - either implicitly or explicitly

Your smartphone could be an octa-core processor-based ...



- Lookahead techniques were introduced to prefetch instructions in order to overlap instruction fetch decode execute and to enable functional parallelism
- Functional parallelism multiple functional units executed simultaneously and practise pipelining
- Pipelining performing identical operations repeatedly over vector data strings - either implicitly or explicitly

Your smartphone could be an octa-core processor-based ... What should be its parallel architecture ...



- Lookahead techniques were introduced to prefetch instructions in order to overlap instruction fetch decode execute and to enable functional parallelism
- Functional parallelism multiple functional units executed simultaneously and practise pipelining
- Pipelining performing identical operations repeatedly over vector data strings - either implicitly or explicitly

Your smartphone could be an octa-core processor-based ... What should be its parallel architecture ... think, refer and give a feedback in the next session



 Michael Flynn - introduced classification based on instruction streams and data streams



- Michael Flynn introduced classification based on instruction streams and data streams
- Conventional sequentional machines were SISD single instruction stream over single data stream





- Michael Flynn introduced classification based on instruction streams and data streams
- Conventional sequentional machines were SISD single instruction stream over single data stream
- Vector computers equipped with scalar or vector hardware appear as SIMD



- Michael Flynn introduced classification based on instruction streams and data streams
- Conventional sequentional machines were SISD single instruction stream over single data stream
- Vector computers equipped with scalar or vector hardware appear as SIMD
- Parallel computers are reserved for MIMD machines



- Michael Flynn introduced classification based on instruction streams and data streams
- Conventional sequentional machines were SISD single instruction stream over single data stream
- Vector computers equipped with scalar or vector hardware appear as SIMD
- Parallel computers are reserved for MIMD machines
- A MISD architecture called systolic arrays for pipelined execution of specific algorithms is also present





Machine performance is usually dependent on a variety of factors like

hardware technology



- hardware technology
- innovative architectural features



- hardware technology
- innovative architectural features
- efficient resource management



- hardware technology
- innovative architectural features
- efficient resource management
- algorithm design



Machine performance is usually dependent on a variety of factors like

- hardware technology
- innovative architectural features
- efficient resource management
- algorithm design
- data structures, language efficiency, programmer skills, compiler technology etc

Note: Generally its *turnaround time* that is considered that includes disk and memory access, input and output activities, compilation time, OS overhead and CPU time. Since CPU time includes system CPU time and user CPU time, we focus only on *user CPU time* for the purpose of benchmarking performance.



CPU driven by clock with constant cycle time T



- CPU driven by clock with constant cycle time T
- Clock Rate is f = 1/T





- CPU driven by clock with constant cycle time T
- Clock Rate is f = 1/T
- ullet Size of program is determined by Instruction Count I_c no of instructions to be executed in the program





- CPU driven by clock with constant cycle time T
- Clock Rate is f = 1/T
- Size of program is determined by Instruction Count I_c no of instructions to be executed in the program
- Different instructions use different clock cycles



- CPU driven by clock with constant cycle time T
- Clock Rate is f = 1/T
- Size of program is determined by Instruction Count I_c no of instructions to be executed in the program
- Different instructions use different clock cycles
- Cycles per instruction CPI is therefore used as a parameter to measure time



- CPU driven by clock with constant cycle time T
- Clock Rate is f = 1/T
- Size of program is determined by Instruction Count I_c no of instructions to be executed in the program
- Different instructions use different clock cycles
- Cycles per instruction CPI is therefore used as a parameter to measure time
- Average CPI is found out for the program (taking into consideration all its instructions and the clock cycles needed for executing these)





ullet Let Instruction Count of a program be I_c



- \bullet Let Instruction Count of a program be I_c
- CPU time = $I_c \times CPI \times T$ (const cycle time = 1/f)



- Let Instruction Count of a program be Ic
- CPU time = $I_c \times CPI \times T$ (const cycle time = 1/f)
- Usually an instruction might contain fetch (instruction), decode (instruction), fetch operands, execute, and store (results)



- Let Instruction Count of a program be I_c
- CPU time = $I_c \times CPI \times T$ (const cycle time = 1/f)
- Usually an instruction might contain fetch (instruction), decode (instruction), fetch operands, execute, and store (results)
- Here instruction decode and execute are carried out by CPU. Other stages need access to memory.



- Let Instruction Count of a program be Ic
- CPU time = $I_c \times CPI \times T$ (const cycle time = 1/f)
- Usually an instruction might contain fetch (instruction), decode (instruction), fetch operands, execute, and store (results)
- Here instruction decode and execute are carried out by CPU. Other stages need access to memory.
- A memory cycle is time needed to complete one memory reference usually memory cycle is k times processor cycle (ratio)



- Let Instruction Count of a program be I_c
- CPU time = $I_c \times CPI \times T$ (const cycle time = 1/f)
- Usually an instruction might contain fetch (instruction), decode (instruction), fetch operands, execute, and store (results)
- Here instruction decode and execute are carried out by CPU. Other stages need access to memory.
- A memory cycle is time needed to complete one memory reference usually memory cycle is k times processor cycle (ratio)
- Therefore total time = $I_c \times (p + m \times k) \times T$ where p processor cycles needed for decode and execute, m is no of memory references needed and k is ratio between memory cycle and processor cycle, the instruction count and T is the processor cycle time



 \bullet The five performance factors - I_c , p, m, k, and T are influenced by four system attributes



- \bullet The five performance factors I_c , p, m, k, and T are influenced by four system attributes
- ISA instruction set architecture, Compiler technology, CPU implementation and control, Cache and memory hierarchy



- The five performance factors I_c , p, m, k, and T are influenced by four system attributes
- ISA instruction set architecture, Compiler technology, CPU implementation and control, Cache and memory hierarchy
- ullet ISA affects program length (I_c) and processor cycles needed (p)



- ullet The five performance factors I_c , p, m, k, and T are influenced by four system attributes
- ISA instruction set architecture, Compiler technology, CPU implementation and control, Cache and memory hierarchy
- ullet ISA affects program length (I_c) and processor cycles needed (p)
- ullet Compiler technology affects program length (I_c), processor cycles needed (p) and memory reference count (m)



- \bullet The five performance factors I_c , p, m, k, and T are influenced by four system attributes
- ISA instruction set architecture, Compiler technology, CPU implementation and control, Cache and memory hierarchy
- ullet ISA affects program length (I_c) and processor cycles needed (p)
- Compiler technology affects program length (I_c) , processor cycles needed (p) and memory reference count (m)
- \bullet CPU implementation and control determine total processor time p \times T needed



- \bullet The five performance factors I_c , p, m, k, and T are influenced by four system attributes
- ISA instruction set architecture, Compiler technology, CPU implementation and control, Cache and memory hierarchy
- ullet ISA affects program length (I_c) and processor cycles needed (p)
- Compiler technology affects program length (I_c), processor cycles needed (p) and memory reference count (m)
- \bullet CPU implementation and control determine total processor time p \times T needed
- Memory technology and hierarchy design influence memory access latency $(k \times T)$

Performance Factors versus System Attributes

THE STATE OF COMPUTING System Attributes to Performance

	Performance Factors				
System Attributes	Instruction Count (I _c)	Average Cycles per Instruction (CPI)			Processor Cycle
		Processor Cycles per Instruction (CPI and p)	Memory References per Instruction (m)	Memory Access Latency (k)	Time (τ)
Instruction-set Architecture					
Compiler Technology	V		\square		
Processor Implementation and Control		V			V
Cache and Memory Hierarchy				V	V

Multiprocessors and Multicomputers

There are two main categories of parallel computer systems

- systems with common memory that are shared
- systems with distributed memory that are not shared



Shared memory Multiprocessors

Shared memory multiprocessor models are of three types:

- Uniform-memory-access (UMA)
- Nonuniform-memory-access (NUMA)
- Cache-only memory architecture (COMA)

These systems differ in how the memory and peripheral resources are shared or distributed.



UMA Model I

- Physical memory uniformly shared by all processors, with equal access time to all words
- Processors may have local cache memories
- Peripherals also shared in some fashion
- Tightly coupled systems use a common bus, crossbar, or multistage network to connect processors, peripherals and memories
- Many manufacturers have multiprocessor (MP) extensions of uniprocessor (UP) product lines




UMA Model II

- Synchronization and communication among processors achieved through shared variables in common memory
- Symmetric MP systems all processors have access to all peripherals, and any processor can run the OS and I/O device drivers
- Asymmetric MP systems not all peripherals accessible by all processors; kernel runs only on selected processors (master node); others are called attached processors (AP)



The UMA Multiprocessor Model






NUMA Model I


- Shared memories, but access time depends on the location of the data item
- Shared memory is distributed among the processors as local memory, but each of these is still accessible by all processors (with varying access times)
- Memory access is fastest from the locally connected processor, with the interconnection network adding delays for other processor accesses.
- Additionally there may be global memory in a multiprocessor system, with two separate interconnection networks, one for clusters of processors and their cluster memories, and the other for the global shared memories

Shared Local Memories





Hierarchical Cluster Model






COMA Model

- In the COMA model, processors only have cache memories; the caches, taken together, form a global address space
- Each cache has an associated directory that aids remote machines in the lookups; hierarchical directories may exist in machines based on this model
- Initial data placement is not critical, as cache blocks will eventually migrate to where they are needed



Cache-Only Memory Architecture





Other Models

There are also other models used in multiprocessor systems, based on a combination of models just described.

- Cache-coherent non-uniform memory access (each processor has a cache directory, and the system has a distributed shared memory)
- cache-coherent cache-only model (processors have caches, no shared memory, caches must be kept coherent)



Some Early Commercial Multiprocessor Systems

Company and Model	Hardware and Architecture	Software and Applications	Remarks
Sequent Symmetry S-81	Bus-connected with 30 i386 processors, IPC via SLIC bus; Weitek floating-point accelerator.	DYNIX/OS, KAP/Sequent preprocessor, transaction multiprocessing.	Latter models designed with faster processors of the family.
IBM ES/9000 Model 900/VF	6 ES/9000 processors with vector facilities, crossbar connected to I/O channels and shared memory.	OS support: MVS, VM KMS, AIX/370, parallel Fortran, VSF V2.5 compiler.	Fiber optic channels, integrated cryptographic architecture.
BBN TC- 2000	512 M88100 processors with local memory connected by a Butterfly switch, a NUMA machine.	Ported Mach/OS with multiclustering, parallel Fortran, time-critical applications.	Latter models designed with faster processors of the family.






Multicomputer Models

- Multicomputers consist of multiple computers, or nodes interconnected by a message passing network
- Each node is autonomous, with its own processor and local memory and sometimes local peripherals
- The message-passing network provides point-to-point static connections among the nodes
- Local memories are not shared, so traditional multicomputers are sometimes called no-remote-memory-access (or NORMA) machines
- Inter-node communication is achieved by passing messages through the static connection network

Generic Message Passing Multicomputer





Multicomputer Generations

- Each multicomputer uses routers and channels in its interconnection network, and heterogeneous systems may involve mixed mode types and uniform data representation and communication protocols
- First generation: hypercube architecture, software-controlled message switching, processor boards
- Second generation: mesh-connected architecture, hardware message switching, software for medium-grain distributed computing
- Third generation: Fine-grained distributed computing, with each VLSI chip containing the processor and communication resources.



Some Early Commercial Multicomputer Systems

System Features	Intel Paragon XP/S	nCUBE/2 6480	Parsys SuperNode1000
Node Types and Memory	50 MHz i860 XP computing nodes with 16–128 Mbytes per node, special I/O service nodes.	Each node contains a CISC 64-bit CPU, with FPU, 14 DMA ports, with 1–64 Mbytes /node.	EC-funded Esprit supernode built with multiple T-800 Transputers per node.
Network and I/O	2-D mesh with SCSI, HIPPI, VME, Ethernet, and custom I/O.	13-dimensional hypercube of 8192 nodes, 512-Gbyte memory, 64 I/O boards.	Reconfigurable interconnect, expandable to have 1024 processors.
OS and Software Task Parallelism Support	OSF conformance with 4.3 BSD, visualization and programming support.	Vertex/OS or UNIX supporting message passing using wormhole routing.	IDRIS/OS UNIX- compatible.
Application Drivers	General sparse matrix methods, parallel data manipulation, strategic computing.	Scientific number crunching with scalar nodes, database processing.	Scientific and academic applications.
Performance Remarks	5–300 Gflops peak 64-bit results, 2.8– 160 GIPS peak integer	27 Gflops peak, 36 Gbytes/s I/O	200 MIPS to 13 GIPS peak.




Multivector and SIMD Computers

Vector Processors

- Vector Processor Variants
 - Vector Supecomputers
 - Attached Processors
- Vector Processor Models / Architecture
 - Register-to-register architecture (vectors are retrieved from registers)
 - Memory-to-memory architecture (vectors are retrieved from memory)
- Representative Systems
 - Cray-I
 - Cray Y-MP (2, 4 or 8 processors with 16Gflops peak performance)
 - Convex C1, C2, C3 series (C3800 family with 8 processors, 4 GB main memory, 2 Gflops peak performance)
 - DEC VAX 9000 (pipeline chaining support)



Architecture of Vector Supercomputer - register-to-register





Representative Vector Supercomputers

System Model	Vector Hardware Architecture	Compiler and
Model	and Capabilities	Software Support
Convex	GaAs-based multiprocessor	Advanced C, Fortran,
C3800	with 8 processors and	and Ada vectorizing
family	500-Mbyte/s access port.	and parallelizing compilers.
	4 Gbytes main memory.	Also support inter-
	2 Gflops peak	procedural optimization,
	performance with	POSIX 1003.1/OS
	concurrent scalar/vector	plus I/O interfaces
	operations.	and visualization system
Digital	Integrated vector processing	MS or ULTRIX/OS,
VAX 9000	in the VAX environment,	VAX Fortran and
System	125-500 Mflops	VAX Vector Instruction
	peak performance.	Emulator (VVIEF)
	63 vector instructions.	for vectorized
	16 x 64 x 64 vector registers.	program debugging.
	Pipeline chaining possible.	
Cray Research	Y-MP runs with 2, 4, or	CF77 compiler for
Y-MP and	8 processors, 2.67 Gflop	automatic vectorization,
C-90	peak with Y-MP8256. C-90	scalar optimization,
	has 2 vector pipes/CPU	and parallel processing.
	built with 10K gate ECL	UNICOS improved
	with 16 Gflops peak performance.	from UNIX/V and
		Berkeley BSD/OS.




Multivector and SIMD Computers

SIMD Supercomputers

- SIMD Machine Model
 - $S = \langle N, C, I, M, R \rangle$
 - N: No of PEs in the machine
 - C: Set of instructions (scalar/program flow) directly executed by control unit
 - I: Set of instructions broadcast by CU to all PEs for parallel execution
 - M: Set of masking schemes (to know which processors are active)
 - R: Set of data routing functions
- Representative Systems
 - MasPar MP-1 (1024 to 16384 PEs)
 - CM-2 (65536 PEs)
 - DAP600 Family (upto 4096 PEs)
 - Illiac-IV (64 PEs)




Operational Model of SIMD Supercomputers





History of Multivector and SIMD tracks



Contents of Module I

- Architecture of a Simple Processor
- Parallel Computer Models
- Evolution of Computer Architecture
- System Attributes to Performance
- Multiprocessors and Multicomputers
- Multivector and SIMD Computers
- Conditions of Parallelism



Conditions of Parallelism

- Data, Control and Resource Dependences
- Hardware and Software Parallelism
- Role of Compilers





Conditions of Parallelism

- Data, Control and Resource Dependences
- Hardware and Software Parallelism
- Role of Compilers



- Flow Dependence
- Antidependence
- Output Dependence
- I/O Dependence
- Unknown Dependence



Flow Dependence

S1: Load R1, A

S2: Add R2, R1

S2 is flow dependent on S1

- Antidependence
- Output Dependence
- I/O Dependence
- Unknown Dependence





- Flow Dependence
- Antidependence

S2: Add R2, R1

S3: Mov R1, R3

S3 is anti-dependent on S2

- Output Dependence
- I/O Dependence
- Unknown Dependence





- Flow Dependence
- Antidependence
- Output Dependence

Statements that work on same output

- I/O Dependence
- Unknown Dependence



- Flow Dependence
- Antidependence
- Output Dependence
- I/O Dependence

If same I/O device (eg:- file) is involved in two statements, the statements are said to be I/O dependent.

Unknown Dependence



- Flow Dependence
- Antidependence
- Output Dependence
- I/O Dependence
- Unknown Dependence
 - The subscript of a variable is itself subscribed
 - Subscript does not contain the loop index variable
 - Variable appears more than once with subscripts having different coefficients of loop variable
 - Subscript is nonlinear in the loop index variable



Control Dependence

- Loop constructs
 - Control Independent

DO 20 K = 1,N

$$A(K) = C(K)$$

IF $(A(K).LT.0) A(K) = 1$
20 CONTINUE

Control Dependent

DO 30 K = 1, N
IF
$$(A(K-1).EQ.0) A(K) = 0$$

30 CONTINUE



Resource Dependence

Concerned with conflicts in using shared resources Shared resources - Integer units, Floating-point units, Registers, Memory areas, ALU etc Eg:- In *ALU dependence*, conflicting resource is ALU



Resource Dependence: Bernstein's Condition 1966

If P_1 and P_2 are to be parallelizable processes, whose inputs are I_1 and I_2 respectively and outputs are O_1 and O_2 ,

The following Berstein conditions should be met

- $I_1 \cap O_2 = \emptyset$
- $I_2 \cap O_1 = \emptyset$
- $O_1 \cap O_2 = \emptyset$



Resource Dependence: Hardware Parallelism and Software Parallelism

Hardware Parallelism: defined largely by machine architecture and hardware multiplicity Involves cost and performance tradeoffs

Software Parallelism: function of algorithm, programming style and program design



Resource Dependence: Compiler techniques

Compiler techniques used to exploit hardware features to improve performance.

Compiling for multiprocessors much more challenging than for uniprocessors.

Granularity and Communication latency significant in code optimization and scheduling process.



Presentation Outline

- Module I: Parallel Computer Models
 - Evolution of Computer Architecture
 - System Attributes to Performance
 - Multiprocessors and Multicomputers
 - Multivector and SIMD

Module II: Processors and Memory Hierarchy



Contents of Module II

- Design Space of Processors
- Instruction Set Architecture
- CISC Scalar Processors
- RISC Scalar Processors
- Superscalar and Vector Processors
- Super Scalar Processors
- Vector and Symbolic Processors
- Memory Hierarchy Technology
- Amdahl's Law




Advanced Processor Technology

Major Processor Families to be explored here


- CISC
- RISC
- Superscalar
- VI IW
- Superpipelined
- Vector
- Symbolic (for AI)



Design Space of Processors



Design Space of Processors





Design Space of Processors

Complex Instruction Set Computing Architecture - Intel Pentium, M68040, VAX 8600, IBM 390 etc

CPI will be anywhere from 2 to 20, Clock speed may reach upto 3 GHz

Reduced Instruction Set Computing Architecture - Sparc, Power Series, MIPS, Alpha, ARM etc

CPI will be anywhere between 1 and 2

Superscalar architecture is a subclass of RISC processors - allows multiple instructions to be issued simultaneously during each cycle. Thus effective CPI gets reduced.


VLIW Very long instruction word - can use even more functional units than superscalar processor - still lower CPI

Vector processors - use multiple functional units for concurrent scalar and vector operations

CISC-RISC Characteristics

Architectural Characteristic	•	Complex Instruction Set Architecture	•	Reduced Instruction Set Architecture
Instructional Set Size and instruction formats	•	Large set of instructions with variable formats	•	Small set of instructions (32 bit format)
Addressing Modes	•	12-24	•	3-5
General Purpose Registers and cache design	•	8-24 GPRs originally with unified cache for instructions and data.	•	32-192 with mostly split data cache and instruction cache
CPI	•	CPI between 2-15	•	Less than 1.5
CPU Control	•	Earlier microcoded using ROM, modern one - hardwired	•	Mostly hardwired without control memory

Fig: RISC Architecture with hardwired control, split instruction cache and data cache



CISC Scalar Processors

Feature	Intel i486	Motorola MC68040	NS 32532
Instruction-	157 instructions,	113 instructions,	63 instructions,
set size and	32 bits.	32 bits.	32 bits.
word length			
Addressing	12	. 18	9
modes			
Integer unit	32-bit ALU	32-bit ALU	32-bit ALU
and GPRs	with 8 registers.	with 16 registers.	with 8 registers.
On-chip	8-KB unified cache	4-KB code cache	512-B code cache
cache(s) and	for both code	4-KB data cache	1-KB data cache.
MMUs	and data.	with separate MMUs.	
Floating-point	On-chip with	On-chip with 3	Off-chip FPU
unit, registers,	8 FP registers	pipeline stages,	NS 32381, or
and function	adder, multiplier,	8 80-bit FP	WTL 3164.
units	shifter.	registers.	
Pipeline stages	5	6	4
Protection level	4	2	2
Memory	Segmented paging	Paging with 4 or 8	Paging with
organization	with 4 KB/page	KB/page, 64 entries	4 KB/page,
and TLB/ATC	and 32 entries in TLB.	in each ATC.	64 entries.
entries			
Technology,	CHMOS IV,	0.8-μm HCMOS,	1.25-μm CMOS
clock rate,	25 MHz, 33 MHz,	1.2M transistors,	370K transistors,
packaging,	1.2M transistors,	20 MHz, 40 MHz,	30 MHz,
and year	168 pins, 1989.	179 pins, 1990.	175 pins, 1987.
introduced			
Claimed	24 MIPS at 25 MHz,	20 MIPS at 25 MHz,	15 MIPS
performance		30 MIPS at 60 MHz.	at 30 MHz.
Successors	i586,	MC68050,	unknown.



CISC

Features of a typical CISC instruction set

- ISA of CISC contains approx 120 to 350 instructions in varying instruction or data formats
- Uses small set of 8 to 24 general-purpose registers (GPRs)
- Has over a dozen memory addressing modes
- Many HLL statements are directly implemented in hardware/firmware (PUSH/POP)





Why RISC preferred over CISC

Features of a typical CISC instruction set

- Analysis of programs revealed that only 25 percent of instructions in CISC are frequently used 95 percent of time
- 75 percent of hardware supported instructions often unused in CISC
- Question : Why waste valuable chip area for rarely used instructions ?
- RISC set contains less than 100 instructions with fixed instruction formats (32/64 bits)
- In RISC, only three to five simple addressing modes are used
- Most instructions are register-based
- Memory access is done by load/store instructions only
- Most instructions execute in one cycle with hardwired control



Instruction Set Architecture - CISC




Fig: CISC Architecture aiwth microprogrammed control and unified cache

CISC Scalar Processors - 1990

Feature	Intel i486	Motorola MC68040
ISA - size and word	157 instructions,	113 instructions,
length	32 bits	32 bits
On-chip cache and	8KB unified cache	4 KB code cache,
MMUs	with separate	4 KB data cache
	MMUs	
Floating-point	On-chip with 8 FP	On-chip with 3
unit, registers and	registers, adder,	pipeline stages,
function units	multiplier, shifter	eight 80-bit FP
		registers
Pipeline Stages	5	6




CISC Scalar Processors (continued) - 1990

Feature	Intel i486	Motorola MC68040
Protection levels	4	2
Memory organisa- tion and TLB en- tries	Segmented paging with 4 KB per page and 32 entries in TLB	Paging with 4 or 8 KB per page, 64-entries in each ATC
Claimed performance	24 MIPS at 25 MHz	20 MIPS at 25 MHz, 30 MIPS at 60 MHz



CISC Architecture of MC68040 processor





Instruction Set Architecture - RISC




Fig: RISC Architecture with hardwired control, split instruction cache and data cache

RISC Scalar Processors - 1990

Feature	Sun SPARC	Intel i860
	CY7C601	
ISA - formats	69 instructions, 32-bit	82 instructions, 32-bit
and addressing	format, 7 data types,	format, 4 addressing
modes	4-stage instr pipeline	modes
Integer unit,	32-bit RISC/IU, 136	32-bit RISC core, 32
GPRs	registers in 8 windows	registers
Cache, MMU,	Off-chip cache/MMU	4KB code, 8KB data,
Memory Or-	on CY7C604 with 64-	On-chip MMU, pag-
ganisation	entry TLB	ing with 4 KB/page
Floating-point	Off-chip FPU on	On-chip 64-bit FP
unit, registers	CY7C602, 32-bit	multiplier and FP
and function	registers, 64-bit	adder with 32 FP
units	pipeline	registers, 3D graphics
		unit

RISC Scalar Processors (continued) - 1990

Feature	Sun SPARC	Intel i860
	CY7C601	
Operation	Concurrent IU and	Allow dual instruc-
Modes	FPU operations	tions and dual FP op-
		erations
Technology,	0.8 micrometer	1 micrometer CMH-
Clock rate,	CMOS IV, 33 MHz,	MOS IV, over 1 M
Packaging and	207 pins,1989	transistors, 40 MHz,
Year		168 pins, 1989
Claimed perfor-	24 MIPS for 33 MHz,	40 MIPS and 60
mance	50 MIPS for 80 MHz	Mflops for 40 MHz

RISC Architecture of Intel i860 processor






Fig: RISC Architecture with hardwired control, split instruction cache and data cache

Impact of RISC Technology

- Debate for supremacy of RISC over CISC lasted for a decade
- RISC will outperform CISC, if the program length doesn't increase drastically
- Note 1 : Converting from CISC to RISC will increase program size by 40 percent approx
- Increase in code length insignificant when compared with reduction in CPI
- Processor improvement includes full 64-bit architecture and supporting chips
- Note 2: RISC and CISC are implemented with same hardware technology, blurring the boundary of distinction
- Chip manufacturers of modern day use a mix of both technologie their current designs


Very Long Instruction Word (VLIW) Architecture

- Has instruction words hundreds of bits in length
- All functional units share use of common large register file
- VLIW instruction typically is 256 or 1024 bits in length
- Different fields of instruction word will carry opcodes for different function units
- Programs written in conventional short instruction need to be compacted by compiler
- Effective CPI usually less than 1 (0.33 in example below) lower than superscalar computers
- Decoding of VLIW instructions usually easier than superscalar instructions





VLIW Processors





VLIW Execution





Fig: VLIW Execution with degree m = 3, effective CPI = 0.33



Superscalar Processors



Pipelining Concept in Superscalar Processors - here degree m = 3m instructions per cycle can be executed



September 12, 2018