VexRiscV是采用SpinalHDL实现的RiscV架构的CPU。 本人初学SpinalHLD和RiscV,想通过阅读源码进行进一步的学习,顺便为源码增加一些注释,便于理解。
-
Notifications
You must be signed in to change notification settings - Fork 0
cxzzzz/VexRiscv-read
About
Comment on the VexRiscv source code
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published