Skip to content
View damnsavage's full-sized avatar

Block or report damnsavage

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. analog_models analog_models Public

    Wreal models of analog circuit components (verilog ams)

    Verilog 8 3

  2. interconnect interconnect Public

    interconnect rtl

    SystemVerilog 1

  3. e_to_c_translator e_to_c_translator Public

    specman e to c translation

    Eiffel