

Assignment #2 : Micro Architecture - Single cycle datapath

DANIEL STULBERG HUF




CentraleSupélec

//

//

③ ADDI instruction

ADDI: I-type instruction



Example → addi x1, x2, 5

00000000101	00010	000	00001	0010011
imm = 5	r51 = x2		rd = x1	I-type

- Steps :

- > Read x2 register operands

- > Highest 12 bits of instruction (inst[31:20]) copied to lowest 12 bits of immediate (imm [11:0])


- > Immediate is sign-extended by copying value of $\text{inst}[31]$ to fill the upper 20 bits of immediate value ($\text{imm } [31:12]$)
- > Perform arithmetic /logical operation
- > Write register result
- > Update PC

- Operation :

$$\text{Reg}[rd] \leftarrow \text{Reg}[rs1] + \text{sign_extend}(\text{imm})$$

$$\text{PC} = \text{PC} + 4$$

- Datapath:



• Control signals setting

RegWrite : 1

ALUSrc : 1

MemWrite : 0

MemRead : 0

ALUOp L : 0 } add

ALUOp R : 0 }

MemtoReg : 0


PCSrc : 0

Branch: 0

----- // ----- // -----

① JAL instruction

JAL → J-type instruction



Example → jal x1, label

label	00001	1101111
immediate that contains label offset	rd = x1	J-type

• Operation:


$\text{Reg}[rd] \leftarrow \text{PC} + 4$

• Steps:

$\text{target_address} \leftarrow \text{PC} + 2 \times (\text{sign_extend}(\text{label}))$ ➤ jump to address

$\text{PC} = \text{target_address}$ ↗ 1-bit left shift

• Datapath:



It was added a new wire in order to directly connect $\text{PC} + 4$ to be the input of "write data" by extending the "MemtoReg" mux. I also added another mux that will extend the immediate generated value to 32 bits.

- Control signals setting:

RegWrite : 1

ALUSrc : X

MemWrite : 0

MemRead : 0


ALUOp L : X PCSrc : 1

ALUOp 0 : X Ext: 1

MemtoReg : 10₂ Branch: X

② JALR instruction

JALR → I-type instruction



Example → jalr x1, x2, 5

000000000101	00010	000	00001	1100 111
imm = 5	rs1 = x2		rd = x1	I-type

- Steps: > Update return address with PC+4

> Read rs1 register operands

> Calculate address adding rs1 with 12-bit offset and place 0 in the least significant bit

of the ALU result.

→ Update PC (jump to address)


- Operation:

$$\text{Reg}[rd] \leftarrow \text{PC} + 4$$

$$\text{target_address} \leftarrow (\text{Reg}[rs1] + \text{sign_extend}(\text{imm})) \& \sim 1$$

$$\text{PC} \leftarrow \text{target_address}$$

- Datapath :



An AND port was added in order to turn the least significant bit of the ALU output to 0. In addition to the extension of the "MemtoReg" mux, the "PCSrc" mux was also extended to connect the AND port result directly to the PC input.

- Control signals setting

RegWrite : 1

ALUSrc : 1

MemWrite : 0

M2mRead : 0 M2m to Reg : 10_2

ALUOp L : 0 } add
ALUOp R : 0 } Branch

PCSrc : 10_2

Branch: 0


//

//

//

(4) LUI instruction

LUI → U-type instruction



Example → lui x1,5

0000000000000000101	00001	1100 111
imm = 5	rd=x1	U-type

- Steps:

> Immediate value is placed in the top 20 bits of register rd, filling in the lowest 12 bits with zeros.


> PC is updated

• Operation:

$\text{Reg}[rd] \leftarrow \text{sign_extend}(\text{imm}[31:12] \ll 12)$

$\text{PC} \leftarrow \text{PC} + 4$

• Datapath:



A block was added after the immediate generator, whose function is shift left the generated value by 12 bits. The "MemtoReg" mux was extended again to receive the output of the sign-extended shifted immediate value, who will be written in the write register.

- Control signals setting

RegWrite : 1

ALUSrc : X

MemWrite : 0

MemRead : 0

ALUOp L : X

ALUOp O : X

M2m to Reg : 10₂

PCSrc : 10₂

Branch: 0