

États	Opérations entre registres
S_Init	PC $\leftarrow$ 0x1000
S_Pre_Fetch	mem_addr $\leftarrow$ mem[PC]
S_Fetch	IR $\leftarrow$ mem_datain
S_Decode	PC $\leftarrow$ PC + 4
S_LUI	RD $\leftarrow$ IR <sub>31..12</sub>    0 <sup>12</sup> mem_addr $\leftarrow$ mem[PC]
S_AUIPC	RD $\leftarrow$ (IR <sub>31..12</sub>    0 <sup>12</sup> ) + PC mem_addr $\leftarrow$ mem[PC]
S_JAL	rd $\leftarrow$ PC + 4 cst = (IR <sub>12 31</sub>    IR <sub>19..12</sub>    IR <sub>20</sub>    IR <sub>30..25</sub>    IR <sub>24..21</sub>    0) PC $\leftarrow$ PC + cst
S_JALR	rd $\leftarrow$ PC + 4 PC $\leftarrow$ (rs1 + (IR <sub>20 31</sub>    IR <sub>31..20</sub> )) <sub>31..1</sub>    0
S_BEQ	cst = (IR <sub>20 31</sub>    IR <sub>7</sub>    IR <sub>30..25</sub>    IR <sub>11..8</sub>    0) if rs1 = rs2 $\Rightarrow$ PC $\leftarrow$ PC + cst else PC $\leftarrow$ PC + 4
S_BNE	cst = (IR <sub>20 31</sub>    IR <sub>7</sub>    IR <sub>30..25</sub>    IR <sub>11..8</sub>    0) if rs1 $\neq$ rs2 $\Rightarrow$ PC $\leftarrow$ PC + cst else PC $\leftarrow$ PC + 4
S_BLT	cst = (IR <sub>20 31</sub>    IR <sub>7</sub>    IR <sub>30..25</sub>    IR <sub>11..8</sub>    0) if rs1 < rs2 $\Rightarrow$ PC $\leftarrow$ PC + cst else PC $\leftarrow$ PC + 4
S_BGE	cst = (IR <sub>20 31</sub>    IR <sub>7</sub>    IR <sub>30..25</sub>    IR <sub>11..8</sub>    0) if rs1 $\geq$ rs2 $\Rightarrow$ PC $\leftarrow$ PC + cst else PC $\leftarrow$ PC + 4
S_BLTU	cst = (IR <sub>20 31</sub>    IR <sub>7</sub>    IR <sub>30..25</sub>    IR <sub>11..8</sub>    0) if rs1 <sub>usg</sub> < rs2 $\Rightarrow$ PC $\leftarrow$ PC + cst else PC $\leftarrow$ PC + 4
S_BGEU	cst = (IR <sub>20 31</sub>    IR <sub>7</sub>    IR <sub>30..25</sub>    IR <sub>11..8</sub>    0) if rs1 <sub>usg</sub> $\geq$ rs2 $\Rightarrow$ PC $\leftarrow$ PC + cst else PC $\leftarrow$ PC + 4
S_LB	mem_addr $\leftarrow$ mem[(IR <sub>20 31</sub>    IR <sub>31..20</sub> ) + rs1] <sub>24 7</sub>    mem[(IR <sub>20 31</sub>    IR <sub>31..20</sub> ) + rs1] <sub>7..0</sub>
S_LH	mem_addr $\leftarrow$ mem[(IR <sub>20 31</sub>    IR <sub>31..20</sub> ) + rs1] <sub>16 15</sub>    mem[(IR <sub>20 31</sub>    IR <sub>31..20</sub> ) + rs1] <sub>15..0</sub>
S_LW	mem_addr $\leftarrow$ mem[(IR <sub>20 31</sub>    IR <sub>31..20</sub> ) + rs1]
S_LBU	mem_addr $\leftarrow$ 0 <sup>24</sup>    mem[(IR <sub>20 31</sub>    IR <sub>31..20</sub> ) + rs1] <sub>7..0</sub>

S_LHU	$\text{mem\_addr} \leftarrow 0^{16} \parallel \text{mem}[(\text{IR}_{20\ 31} \parallel \text{IR}_{31..20}) + \text{rs1}]_{15..0}$
S_SB	$\text{cst} = (\text{IR}_{20\ 31} \parallel \text{IR}_{31..25} \parallel \text{IR}_{11..7})$ $\text{mem\_addr} \leftarrow \text{mem}[\text{cst} + \text{rs1}]$
S_SH	$\text{cst} = (\text{IR}_{20\ 31} \parallel \text{IR}_{31..25} \parallel \text{IR}_{11..7})$ $\text{mem\_addr} \leftarrow \text{mem}[\text{cst} + \text{rs1}]$
S_SW	$\text{cst} = (\text{IR}_{20\ 31} \parallel \text{IR}_{31..25} \parallel \text{IR}_{11..7})$ $\text{mem\_addr} \leftarrow \text{mem}[\text{cst} + \text{rs1}]$
S_ADDI	$\text{rd} \leftarrow \text{rs1} + (\text{IR}_{20\ 31} \parallel \text{IR}_{31..20})$ $\text{mem\_addr} \leftarrow \text{mem}[\text{PC}]$
S_SLTI	$\text{rs1} < (\text{IR}_{20\ 31} \parallel \text{IR}_{31..20}) \Rightarrow \text{rd} \leftarrow 0^{31} \parallel 1$ $\text{rs1} \geq (\text{IR}_{20\ 31} \parallel \text{IR}_{31..20}) \Rightarrow \text{rd} \leftarrow 0^{32}$ $\text{mem\_addr} \leftarrow \text{mem}[\text{PC}]$
S_SLTIU	$(0 \parallel \text{rs1}) < (0 \parallel (\text{IR}_{20\ 31} \parallel \text{IR}_{31..20})) \Rightarrow \text{rd} \leftarrow 0^{31} \parallel 1$ $(0 \parallel \text{rs1}) \geq (0 \parallel (\text{IR}_{20\ 31} \parallel \text{IR}_{31..20})) \Rightarrow \text{rd} \leftarrow 0^{32}$ $\text{mem\_addr} \leftarrow \text{mem}[\text{PC}]$
S_XORI	$\text{rd} \leftarrow (\text{IR}_{20\ 31} \parallel \text{IR}_{31..20}) \text{ xor } \text{rs1}$ $\text{mem\_addr} \leftarrow \text{mem}[\text{PC}]$
S_ORI	$\text{rd} \leftarrow (\text{IR}_{20\ 31} \parallel \text{IR}_{31..20}) \text{ or } \text{rs1}$ $\text{mem\_addr} \leftarrow \text{mem}[\text{PC}]$
S_ANDI	$\text{rd} \leftarrow (\text{IR}_{20\ 31} \parallel \text{IR}_{31..20}) \text{ and } \text{rs1}$ $\text{mem\_addr} \leftarrow \text{mem}[\text{PC}]$
S_SLLI	$\text{rd} \leftarrow \text{rs2}_{31-\text{shamt}..0} \parallel 0^{\text{shamt}}$ $\text{mem\_addr} \leftarrow \text{mem}[\text{PC}]$
S_SRLI	$\text{rd} \leftarrow 0^{\text{shamt}} \parallel \text{rs1}_{31..\text{shamt}}$ $\text{mem\_addr} \leftarrow \text{mem}[\text{PC}]$
S_SRAI	$\text{rd} \leftarrow \text{rs1}_{\text{shamt}\ 31} \parallel \text{rs1}_{31..\text{shamt}}$ $\text{mem\_addr} \leftarrow \text{mem}[\text{PC}]$
S_ADD	$\text{rd} \leftarrow \text{rs1} + \text{rs2}$ $\text{mem\_addr} \leftarrow \text{mem}[\text{PC}]$
S_SUB	$\text{rd} \leftarrow \text{rs1} - \text{rs2}$ $\text{mem\_addr} \leftarrow \text{mem}[\text{PC}]$
S_SLL	$\text{rd} \leftarrow \text{rs1}_{31-\text{rs2}_{4..0}} \parallel 0^{\text{rs2}_{4..0}}$ $\text{mem\_addr} \leftarrow \text{mem}[\text{PC}]$
S_SLT	$\text{rs1} < \text{rs2} \Rightarrow \text{rd} \leftarrow 0^{31} \parallel 1$ $\text{rs1} \geq \text{rs2} \Rightarrow \text{rd} \leftarrow 0^{32}$ $\text{mem\_addr} \leftarrow \text{mem}[\text{PC}]$
S_SLTU	$(0 \parallel \text{rs1}) < (0 \parallel \text{rs2}) \Rightarrow \text{rd} \leftarrow 0^{31} \parallel 1$ $(0 \parallel \text{rs1}) \geq (0 \parallel \text{rs2}) \Rightarrow \text{rd} \leftarrow 0^{32}$ $\text{mem\_addr} \leftarrow \text{mem}[\text{PC}]$
S_XOR	$\text{rd} \leftarrow \text{rs1} \text{ xor } \text{rs2}$ $\text{mem\_addr} \leftarrow \text{mem}[\text{PC}]$

S_SRL	$rd \leftarrow 0^{rs2_{4..0}} \parallel rs1_{31..rs2_{4..0}}$ $mem\_addr \leftarrow mem[PC]$
S_SRA	$rd \leftarrow rs1_{rs2_{4..0} \ 31} \parallel rs1_{31..rs2_{4..0} \ 0}$ $mem\_addr \leftarrow mem[PC]$
S_OR	$rd \leftarrow rs1 \text{ or } rs2$ $mem\_addr \leftarrow mem[PC]$
S_AND	$rd \leftarrow rs1 \text{ and } rs2$ $mem\_addr \leftarrow mem[PC]$
LoadFromMemory	$rd \leftarrow mem[mem\_addr]$
SaveInTheMemory	$mem[mem\_addr] \leftarrow rs2$
ReadNextPCInstruction	$mem\_addr \leftarrow mem[PC]$
WriteNewInstructionInPC	$mem\_addr \leftarrow mem[PC]$