

CENTRALESUPÉLEC

ARCHITECTURE DES ORDINATEURS REPORT

TD2

Designing a simple datapath in VHDL

Group:

Daniel Stulberg Huf Lawson Oliveira Lima Lucas Vitoriano de Queiroz Lira Professors : Salvador Perea Ruben

Hiet GUILLAUME



Contents

1	Introduction	1
2	Basic ALU design	1
3	Basic ALU $+$ Output Register	2
4	Basic Datapath: ALU $+$ Register File	4
5	Bonus question	7
6	Conclusion	11



1 Introduction

In this report, we will cover the process of simulate how a real hardware deal with instructions, registers, and arithmetic operations using VHDL. The decisions we made regarding the design of the architecture will be explained along with the source code of each step. All the simulations were ran using the Vivado software.

2 Basic ALU design

In this first step, the basic ALU with 4 instructions was built. The source code written in alu.vhd is shown below.

```
library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    entity alu is
5
      port(in1
                          : in std_logic_vector(31 downto 0);
6
            in2
                          : in
                                std_logic_vector(31 downto 0);
                          : in std_logic_vector(1 downto 0);
            oр
                          : out std_logic_vector(31 downto 0));
            res
    end alu;
10
11
    architecture behav of alu is
12
13
      process (in1, in2, op)
14
      begin
15
        case op is
           when "00" =>
17
             res <= std_logic_vector(signed(in1) + signed(in2));</pre>
18
           when "01" =>
19
             res <= std_logic_vector(signed(in1) - signed(in2));
20
           when "10" =>
21
             res <= in1 and in2;
22
           when "11" =>
23
             res <= in1 or in2;
24
           when others =>
25
26
             null;
        end case;
27
      end process;
28
    end;
29
```

Inside the architecture, the When statement was used to treat all the 2-bit input cases. For the operations of addition and subtraction, it was necessary to convert the inputs to "signed" in order to perform such arithmetic operations, and then reverse it back to "std_logic_vector" composite type to assign it to the output. As for the AND and OR operations, we directly used the corresponding logical operators between the two inputs and then assigned the result to the output. In other cases, the null statement will perform no action.

The result of the testbench simulation can be seen in the figure 1.



Figure 1: Simulation for the ALU benchmark.



3 Basic ALU + Output Register

In the second step, an output register was added after the ALU. The source code written in alu reg.vhd is shown below.

```
library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    entity alu_reg is
5
      port(clk
                          : in std_logic;
6
                         : in std_logic;
            in1, in2
                          : in std_logic_vector(31 downto 0);
                          : in std_logic_vector(1 downto 0);
                          : in std_logic;
10
            ena
                          : out std_logic_vector(31 downto 0));
11
            res
    end alu_reg;
12
13
    architecture behav of alu_reg is
15
    signal alu_out
                          : std_logic_vector(31 downto 0);
16
    signal alu_op
                          : std_logic_vector(1 downto 0);
17
    signal RegWrite
                          : std_logic;
18
19
    begin
20
21
22
     -- Control unit
23
     -- 	ext{+} Generate the ALU control signal to select the required operation
24
           / In a real CPU design this signal would result from decoding the instruction
25
           / Suppose the ALU operation is already decoded and available in "Op" input
    -- + Generate the write enable signal for the ALU result register
27
28
    process (clk)
29
    begin
30
        if rising_edge(clk) then
31
             if (reset = '1') then
                             <= (others => '0');
                 alu_op
33
                             <= '0':
                 RegWrite
34
             elsif (ena = '1') then
35
                 -- Complete the code for alu_op and RegWrite
36
                 alu_op <= op;
37
                 RegWrite <= '1';</pre>
             else
39
                 -- Complete the code to make RegWrite active only 1 clock cycle
40
                 RegWrite <= '0';</pre>
41
             end if;
42
        end if;
    end process;
44
45
46
     --ALU
47
48
    -- Use the ALU from before
```



```
process (in1, in2, alu_op)
51
      begin
52
         case alu_op is
53
           when "00" =>
54
             alu_out <= std_logic_vector(signed(in1) + signed(in2));</pre>
55
           when "01" =>
             alu_out <= std_logic_vector(signed(in1) - signed(in2));</pre>
57
           when "10" =>
58
             alu_out <= in1 and in2;
59
           when "11" =>
60
             alu_out <= in1 or in2;
61
           when others =>
             null;
63
         end case;
64
      end process;
65
66
       Output register to save ALU result
68
69
       Complete the code for output res
70
    process (clk)
71
         begin
72
             if rising_edge(clk) then
                  if(RegWrite = '1') then
                      res <= alu_out;
75
                  elsif(reset = '1') then
76
                      res <= (others => '0');
77
                  end if;
78
             end if;
    end process;
80
    end:
81
```

In this architecture, the design is split between control unit, ALU, and the output register. Moreover, the clock signal is being used as the design is now synchronous and sequential. For the control unit part, the process will only be activated once there is a rising edge in the clock counter. In the case where the reset is not activated and the ALU is enabled to receive signals, the variable alu_op will receive op, since we want the ALU to perform operations in this situation. RegWrite will also be activated because we want the results to be saved in the output register at this moment.

For the case when both reset and ALU are deactivated, we assigned the value '0' to RegWrite so that it will also become inactive (it will be activated only in the next clock cycle). As for the output register part, the output res will receive the signal from alu_out just when the clock is rising and the saving is enabled. Otherwise, if the clock is rising and the reset is activated, res will also be reset.

The result of the testbench simulation can be seen below



Figure 2: Simulation for the ALU+Output Register benchmark.

We can notice in the image that for a moment the output is undefined, this is because of the alu op, as it is also undefined the alu doesn't have a operation to do, so his output is floating.



4 Basic Datapath: ALU + Register File

In the third step, a register file, instead of a unique output register, was added together with the ALU. The source code written in alu_regfile.vhd is shown below.

```
library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    entity alu_regfile is
5
      port(clk
                    : in std_logic;
6
                    : in std_logic;
                     : in std_logic_vector(1 downto 0);
                    : in std_logic_vector(2 downto 0);
                    : in std_logic_vector(2 downto 0);
           Rreg2
10
                     : in std_logic_vector(2 downto 0);
11
           Wreg
                     : in std_logic;
           ena
12
           res
                     : out std_logic_vector(31 downto 0);
13
                    : in std_logic);
           init
    end alu_regfile;
15
16
17
    architecture behav of alu_regfile is
18
19
    -- ALU signals
20
    signal alu_in1
                    : std_logic_vector(31 downto 0);
21
    signal alu_in2 : std_logic_vector(31 downto 0);
22
    signal alu_out : std_logic_vector(31 downto 0);
23
    signal alu_op
                    : std_logic_vector(1 downto 0);
24
25
    -- Register file
26
    type mem_array is array(7 downto 0) of std_logic_vector(31 downto 0);
27
    signal reg_file: mem_array;
28
    signal RegWrite : std_logic;
29
30
    begin
31
33
    -- Control unit
34
       + Generate the ALU control signal to select the required operation
35
          / In a real CPU design this signal would result from decoding the instruction
36
           | Suppose the ALU operation is already decoded and available in "op" input
37
      + Generate the write signal to store the result in the register file
38
39
    -- Use the control unit from before
40
    process (clk)
41
42
    begin
        if rising_edge(clk) then
            if (reset = '1') then
                             <= (others => '0');
                 alu_op
45
                RegWrite
                             <= '0';
46
            elsif (ena = '1') then
47
                 alu_op <= op;
48
                 RegWrite <= '1';</pre>
```



```
else
                   RegWrite <= '0';</pre>
51
              end if;
52
          end if;
53
     end process;
54
55
56
     -- Register file
57
     -- Write: synchronous with the clock edge, write enable signal
58
     -- Read: combinational outputs, no read enable signal
59
60
     process (clk)
     begin
62
          if rising_edge(clk) then
63
               -- Complete the code for reg_file: check multi-ported memories on the slides
64
              if(RegWrite = '1') then
65
                   reg_file(to_integer(unsigned(Wreg))) <= alu_out;</pre>
66
              end if;
               -- Dirty hack to initialize the register file for a simple, meaningful simulation.
68
               -- So, only for simulation purposes in this special case.
69
               -- This is NOT the way to do it for a real design
70
              if (reset = '1') then
71
                 reg_file <= (0 => (others => '0'),
72
                   1 \Rightarrow x"00000000",
                   2 => x"00000000"
74
                   3 = x''00000000''
75
                   4 \Rightarrow x''00000000''
76
                   5 \Rightarrow x''00000000'',
77
                   6 \Rightarrow x''00000000''
78
                   7 \Rightarrow x"00000000",
                   others => (others => '0'));
81
              elsif(init = '1') then
82
                   reg_file <= (0 => (others => '0'),
83
                   1 \Rightarrow x''00000001'',
                   2 \Rightarrow x''00000002''
                   3 = x''00000003''
86
                   4 \Rightarrow x''00000004''.
87
                   5 \Rightarrow x''00000005''
88
                   6 \Rightarrow x"00000006",
89
                   7 \Rightarrow x"00000007",
90
                   others => (others => '0'));
91
              end if;
92
          end if;
93
     end process;
94
95
     -- Complete the code
     -- Register file outputs are the ALU inputs
97
     alu_in1 <= reg_file(to_integer(unsigned(Rreg1)));
98
     alu_in2 <= reg_file(to_integer(unsigned(Rreg2)));</pre>
99
100
101
102
```



```
-- ALU
103
104
     -- Use the ALU from before
105
     process (alu_op,alu_in1,alu_in2)
106
       begin
107
         case alu_op is
108
            when "00" =>
              alu_out <= std_logic_vector(signed(alu_in1) + signed(alu_in2));</pre>
110
            when "01" =>
111
              alu_out <= std_logic_vector(signed(alu_in1) - signed(alu_in2));
112
            when "10" =>
113
              alu_out <= alu_in1 and alu_in2;
            when "11" =>
115
              alu_out <= alu_in1 or alu_in2;
116
            when others =>
117
              null;
118
         end case;
119
     end process;
120
122
        Output
123
124
     -- Assign the output
125
     res <= alu_out;
126
     end behav;
127
```

In this architecture, the design is split between control unit, ALU, and the register file. For the write register signal in the register file, the ALU output will only by written in the desired register of the register file once there is a rising edge in the clock and when RegWrite is activated (which automatically implies that the enable signal is also activated). Wreg is the desired register in which data will be written, and is represented as an array of bits, and the register file can be seen as a matrix of 8 lines (registers) and 32 columns (array of bits). Since the register file expects one register in which data coming from the ALU output will be written, we need to convert the array of bits to its corresponding integer.

We also added the reset case inside the rising edge condition, which will erase all the content from the register file. For the register file outputs to be the ALU inputs, the same conversion operation done before is being done again in order to access and send the content from the register file (by the two read registers) to the ALU. Finally, the ALU output was assigned to the output port of the architecture. The result of the testbench simulation can be seen below.




Figure 3: Basic datapath simulation.



5 Bonus question

Finally, for the bonus question, we have to read one instruction in the format RV32 and make the procedure respective to that function. The respective code to do that was written in datapath_and_control_regfile.vhd and is shown below.

```
library ieee;
    use ieee.std_logic_1164.all;
2
    use ieee.numeric_std.all;
3
    entity datapath_and_control is
                    : in std_logic;
      port(clk
6
                    : in std_logic;
           reset
           inst
                   : in std_logic_vector(31 downto 0);
                    : in std_logic;
           inst_we
9
           init
                    : in std_logic);
10
    end datapath_and_control;
11
12
13
    architecture behav of datapath_and_control is
14
    -- ALU signals
15
    signal alu_in1
16
                    : std_logic_vector(31 downto 0);
    signal alu_in2 : std_logic_vector(31 downto 0);
17
    signal alu_out : std_logic_vector(31 downto 0);
18
    signal alu_op
                   : std_logic_vector(1 downto 0);
19
20
    -- Register file
21
    type mem_array is array(7 downto 0) of std_logic_vector(31 downto 0);
22
    signal reg_file: mem_array;
23
    -- Why size 3 ?
24
    signal Rreg1
                     : std_logic_vector(2 downto 0);
25
    signal Rreg2
                    : std_logic_vector(2 downto 0);
26
    signal Wreg
                    : std_logic_vector(2 downto 0);
27
29
    signal RegWrite : std_logic;
30
    -- Instruction fields
31
    signal IR
                    : std_logic_vector(31 downto 0);
32
    signal funct7
                     : std_logic_vector(6 downto 0);
33
    signal funct3
                    : std_logic_vector(2 downto 0);
34
    signal rs1
                     : std_logic_vector(4 downto 0);
35
    signal rs2
                    : std_logic_vector(4 downto 0);
36
                    : std_logic_vector(4 downto 0);
    signal rd
37
                    : std_logic_vector(6 downto 0);
    signal opcode
38
39
    signal exec
                     : std_logic;
41
    begin
42
43
44
    -- Instruction register
46
    -- Complete the code for the signals: IR and exec
47
    -- IR: the instruction register
48
```



```
-- exec: we generate an auxiliary signal pulse, 1 clock cycle wide,
     -- to enable the control unit
50
51
52
53
     -- Control unit
54
     -- + 1. Generate the ALU control signal alu_op to select the required operation
55
           / In a real CPU design this signal would result from decoding the instruction
56
           / Suppose the ALU operation is already decoded and available in "op" input
57
     -- + 2. Generate the write signal RegWrite to store the result in the register file
58
     -- + 3. Extract the address of source and destination operands in the register file
59
61
62
     -- Let's make it a bit closer to RISC-V
63
     -- Define RISC-V R-type instruction field names
64
    funct7 \leq IR(31 downto 25);
65
    rs2
             <= IR(24 downto 20);
             <= IR(19 downto 15);
    rs1
67
    funct3 <= IR(14 downto 12);</pre>
68
             <= IR(11 downto 7);
69
    opcode <= IR(6 downto 0);</pre>
70
71
     -- 1. and 2.
72
     -- Complete the code for alu_op and RegWrite
73
    process (clk)
74
     begin
75
         if rising_edge(clk) then
76
           if (inst_we = '1') then
77
               exec <= '1';
               IR <= inst;</pre>
79
           else
80
             exec <= '0';
81
           end if;
82
         end if;
83
     end process;
85
             <= rs1(2 downto 0);
    Rreg1
86
             <= rs2(2 downto 0);
    Rreg2
87
             <= rd(2 downto 0);
88
89
     --Control Unit
90
    process(clk)
91
      begin
92
         if rising_edge(clk) then
93
           if (exec = '1') then
94
             RegWrite <= '1';</pre>
             case( funct7 ) is
               when "0100000" =>
97
                  alu_op <= "01";
98
               when "0000000" =>
99
                  case(funct3) is
100
                    when "000" =>
101
```



```
alu_op <= "00";
102
                     when "110" =>
103
                       alu_op <= "10";
104
                     when "111" =>
105
                       alu_op <= "11";
106
                     when others =>
107
                       alu_op <= "00";
108
                   end case ;
109
                   when others =>
110
                     alu_op <= "00";
111
                end case ;
112
            else
              RegWrite <= '0';</pre>
114
              alu_op <= "00";
115
            end if;
116
         end if;
117
     end process;
118
     -- 3.
119
     -- Complete the code for the source and destination operands
120
     -- Since our regfile and datapath is a stripped down version,
121
     -- we keep only the bits required to address the 8 registers of our register file
122
123
124
125
     -- Register file
126
     -- Write: synchronous with the clock edge, write enable signal
127
     -- Read: combinational outputs, no read enable signal
128
129
     -- Use the same register file as before...
130
     alu_in1 <= reg_file(to_integer(unsigned(Rreg1)));</pre>
131
     alu_in2 <= reg_file(to_integer(unsigned(Rreg2)));
132
133
134
     process (clk)
135
     begin
136
         if rising_edge(clk) then
137
              -- Complete the code for reg_file: check multi-ported memories on the slides
138
              if(RegWrite = '1') then
139
                   reg_file(to_integer(unsigned(Wreg))) <= alu_out;</pre>
140
              end if;
141
              -- Dirty hack to initialize the register file for a simple, meaningful simulation.
142
              -- So, only for simulation purposes in this special case.
143
              -- This is NOT the way to do it for a real design
144
              if (reset = '1') then
145
                reg_file <= (0 => (others => '0'),
146
                  1 \Rightarrow x''00000000''
147
                  2 \Rightarrow x''00000000''
148
                  3 \Rightarrow x''000000000''
149
                  4 => x"00000000"
150
                   5 \Rightarrow x''00000000''
151
                   6 \Rightarrow x''00000000''
152
                   7 = x''00000000''
153
                   others => (others => '0'));
154
```



```
155
              elsif(init = '1') then
156
                   reg_file <= (0 => (others => '0'),
157
                   1 \Rightarrow x''00000001''
158
                   2 \Rightarrow x''00000002''
159
                   3 = x''00000003''
160
                   4 => x"00000004"
161
                   5 = x''00000005''
162
                   6 => x"00000006".
163
                   7 = x''00000007''
164
                   others => (others => '0'));
165
              end if;
166
         end if;
     end process;
168
169
170
171
     -- ALU
173
     -- Use the same ALU as before ...
174
     process (alu_op,alu_in1,alu_in2)
175
       begin
176
         case alu_op is
            when "00" =>
              alu_out <= std_logic_vector(signed(alu_in1) + signed(alu_in2));
            when "01" =>
180
              alu_out <= std_logic_vector(signed(alu_in1) - signed(alu_in2));</pre>
181
            when "10" =>
182
              alu_out <= alu_in1 and alu_in2;
183
            when "11" =>
              alu_out <= alu_in1 or alu_in2;
185
            when others =>
186
              null;
187
         end case;
188
     end process;
     end behav;
190
```

Inside the architecture, the design is split between the process responsible to deal with the instruction received, the control unit, ALU, and the register file. Because of the exec signal, the control unit will only send anything when the instruction is sent, exec will change only when we receive inst_we. After the send of the exec signal, the control unit will change his outputs, which are responsible to control where the data will be written and which registers are necessary to perform the operations. For the register file, it will only change a register inside if RegWrite is 1 and, as the ALU isn't dependent of anything, it will always show a output.

We also added the reset case inside the rising edge condition, which will erase all the content from the register file. For the register file outputs to be the ALU inputs, the same conversion operation done before is being done again in order to access and send the content from the register file (by the two read registers) to the ALU. Finally, the ALU output was assigned to the wire of WriteRegister, to send the new value to be saved in the RegisterFile.





The result of the testbench simulation can be seen below.

Figure 4: Bonus question.

In this case the wires where the Instruction is separated in sub functions are undefined in the beginning of the simulation because they receive directly a chop of the instructions, and as this last is also undefined they can't be assigned to a value.

6 Conclusion

To conclude, all the operations in the three source codes are working as expected, and the simulation results are very similar to those presented in the instructions. In addition, we learn in this practical work how a processor works, from interpretation to task execution.