États	Opérations entre registres
S_Init	PC 0x1000
S_Pre_Fetch	mem_addr ← mem[PC]
S_Fetch	IR ← mem_datain
S_Decode	PC ← PC + 4
S_LUI	RD ← IR <sub>3112</sub>    0^12 mem_addr ← mem[PC]
S_AUIPC	RD ← (IR <sub>3112</sub>    0^12) + PC mem_addr ← mem[PC]
S_JAL	rd ← PC + 4 cst = (IR12 31    IR1912    IR20    IR3025    IR2421    0) PC ← PC + cst
S_JALR	rd ← PC + 4 PC ← (rs1 + (IR <sub>20 31</sub>    IR <sub>3120</sub> )) <sub>311</sub>    0
S_BEQ	cst = (IR <sub>20</sub> 31    IR <sub>7</sub>    IR <sub>3025</sub>    IR <sub>118</sub>    0) if rs1 = rs2 $\Rightarrow$ PC $\leftarrow$ PC + cst else PC $\leftarrow$ PC + 4 cst = (IR <sub>20</sub> 31    IR <sub>7</sub>    IR <sub>3025</sub>    IR <sub>118</sub>    0)
S_BNE	if rs1 ≠ rs2 ⇒ PC ← PC + cst
S_BLT	else PC $\leftarrow$ PC + 4 cst = (IR <sub>20</sub> 31    IR <sub>7</sub>    IR <sub>3025</sub>    IR <sub>118</sub>    0) if rs1< rs2 $\Rightarrow$ PC $\leftarrow$ PC + cst else PC $\leftarrow$ PC + 4
S_BGE	else $PC \leftarrow PC + 4$ $cst = (IR_{20 31}    IR_7    IR_{3025}    IR_{118}    0)$ if $rs1 >= rs2 \Rightarrow PC \leftarrow PC + cst$ else $PC \leftarrow PC + 4$
S_BLTU	else $PC \leftarrow PC + 4$ $Cst = (IR_{20 31}    IR_7    IR_{3025}    IR_{118}    0)$ if rs1 usg< rs2 $\Rightarrow$ PC $\leftarrow$ PC + cst else PC $\leftarrow$ PC + 4
S_BGEU	else PC $\leftarrow$ PC + 4 cst = (IR <sub>20</sub> 31    IR <sub>7</sub>    IR <sub>3025</sub>    IR <sub>118</sub>    0) if rs1 usg>= rs2 $\Rightarrow$ PC $\leftarrow$ PC + cst else PC $\leftarrow$ PC + 4
S_LB	mem_addr ← mem[(IR20 31    IR3120) + rs1]24 7    mem[IR20 31    IR3120 + rs1]70
S_LH	mem_addr ← mem[(IR20 31    IR3120) + rs1]16 15    mem[(IR20 31    IR3120) + rs1]150
S_LW	mem_addr ← mem[(IR20 31    IR3120) + rs1]
S_LBU	mem_addr ← 0^24    mem[(IR20 31    IR3120) + rs1]70

S_LHU	mem_addr ← 0^16    mem[(IR20 31    IR3120) + rs1]150
S_SB	cst = (IR20 31    IR3125    IR117) mem_addr ← mem[cst+ rs1]
S_SH	cst = (IR20 31    IR3125    IR117) mem_addr ← mem[cst+ rs1]
s_sw	cst = (IR20 31    IR3125    IR117) mem_addr ← mem[cst+ rs1]
S_ADDI	rd ← rs1 + (IR20 31    IR3120) mem_addr ← mem[PC]
S_SLTI	rs1 < (IR <sub>20</sub> 31    IR <sub>3120</sub> ) $\Rightarrow$ rd $\leftarrow$ 0^31    1 rs1 >= (IR <sub>20</sub> 31    IR <sub>3120</sub> ) $\Rightarrow$ rd $\leftarrow$ 0^32 mem_addr $\leftarrow$ mem[PC] (0    rs1) < (0    (IR <sub>20</sub> 31    IR <sub>3120</sub> )) $\Rightarrow$ rd $\leftarrow$ 0^31    1
S_SLTIU	(0    rs1) < (0    (IR20 31    IR3120)) ⇒ rd ← 0^31    1 (0    rs1) >= (0    (IR20 31    IR3120)) ⇒ rd ← 0^32 mem_addr ← mem[PC]
S_XORI	rd ← (IR20 31    IR3120) xor rs1 mem_addr ← mem[PC]
S_ORI	rd ← (IR20 31    IR3120) or rs1 mem_addr ← mem[PC]
S_ANDI	rd ← (IR20 31    IR3120) and rs1 mem_addr ← mem[PC]
S_SLLI	rd ← rs2₃1-shamt0    0^shamt mem_addr ← mem[PC]
S_SRLI	rd ← 0^shamt    rs1₃1shamt mem_addr ← mem[PC]
S_SRAI	rd ← rs1shamt 31    rs131shamt mem_addr ← mem[PC]
S_ADD	rd ← rs1 + rs2 mem_addr ← mem[PC]
S_SUB	rd ← rs1 - rs2 mem_addr ← mem[PC]
S_SLL	rd ← rs1 <sub>31-rs2<sub>4.0.0</sub>    0^rs2<sub>4.0</sub> mem_addr ← mem[PC]</sub>
S_SLT	rs1 < rs2 ⇒ rd ← 0^31    1 rs1 >= rs2 ⇒ rd ← 0^32 mem_addr ← mem[PC] (0    rs1) < (0    rs2) ⇒ rd ← 0^31    1
S_SLTU	(0    rs1) < (0    rs2) ⇒ rd ← 0^31    1 (0   rs1) >= (0    rs2) ⇒ rd ← 0^32 mem_addr ← mem[PC]
S_XOR	rd ← rs1 xor rs2 mem_addr ← mem[PC]

S_SRL	rd ← 0^rs240    rs131rs2₄0 mem_addr ← mem[PC]
S_SRA	rd ← rs1rs2₄ 31    rs131rs2₄0 mem_addr ← mem[PC]
S_OR	rd ← rs1 or rs2 mem_addr ← mem[PC]
S_AND	rd ← rs1 and rs2 mem_addr ← mem[PC]
LoadFromMemory	rd ← mem[mem_addr]
SaveInTheMemory	mem[mem_addr] ← rs2
ReadNextPCInstruction	mem_addr ← mem[PC]
WriteNewInstructionInPC	mem_addr ← mem[PC]