



Budapest University of Technology and Economics
Faculty of Electrical Engineering and Informatics
Department of Measurement and Information Systems

Hierarchical runtime verification for critical cyber-physical systems

Scientific Students' Associations Report

Authors:

László Balogh
Flórián Dée
Bálint Hegyi

Supervisors:

dr. István Ráth
dr. Dániel Varró
András Vörös

2015.

Contents

Contents	iii
Abstract	vi
1 Introduction	1
2 Background	3
3 Overview	5
4 Runtime verification of embedded systems	7
4.1 Intro	7
4.2 Goal	7
4.2.1 Simple, generic, useable	7
4.2.2 Verification	7
4.2.3 Monitor generation	7
4.3 Why not upgrade previous solutions	7
4.3.1 Parametric statechart declaration	8
4.3.2 Parametric signals	8
4.4 The statechart language	8
4.4.1 The specification	8
4.4.2 Variables	8
4.4.3 Expressions and assignments	9
4.4.4 Parametric signals	9
4.4.5 Timeouts	9
4.4.6 Actions	9
4.4.7 Regions	9
4.4.8 Transitions	10
4.4.9 State nodes	10
4.4.10 Signaling errors, error propagation	11
4.4.11 Timing of transitions, actions	11

4.5	Formal representation	11
4.5.1	Signals and expressions	12
4.5.2	Variables	12
4.5.3	States	12
4.5.4	Timeouts	12
4.5.5	Transitions	12
4.6	Accepting monitor	13
4.6.1	Variables	13
4.6.2	Signals	13
4.6.3	Timeouts	13
4.6.4	States	13
4.6.5	Transitions	13
4.7	Implementation	13
4.7.1	Other utility classes	13
4.7.2	Timing (clock of the monitor)	13
4.7.3	Interface, signal pushing	13
4.8	Summary	13
5	Complex event processing	15
5.1	Intro of the Complex Event Processing	15
5.2	Background	15
5.2.1	VEPL	15
5.2.2	Timed Regular Expression	16
5.2.3	Event Automaton	16
5.2.4	Timed Event Automaton	16
5.2.5	Our Formalism	16
5.3	Examples of Event Processing	17
5.3.1	varphile System	17
5.3.2	Mars Rover Tasking - Two phase locking	17
5.4	Implementation	18
5.4.1	Metamodel	18
5.4.2	Executor	18
6	Case study	19
6.1	Overview	19
6.2	Concept	20
6.3	System level verification with computer vision	21
6.3.1	Hardware	21
6.3.2	OpenCV	21
6.3.3	Marker design	22

6.3.4	Mathematical solution for marker detection	22
6.3.5	Software	23
6.4	Summary	24
6.5	Model railroad	26
6.5.1	Overview	26
6.5.2	Hardware	26
6.6	???	27
6.6.1	Physical elements	27
6.6.2	Logical breakdown of physical elements	28
6.6.3	Introducing to EMF	28
6.6.4	Building the EMF model	28
6.6.5	Introducing the IncQuery	28
6.6.6	Building the IncQuery patterns	28
7	Conclusion	31
8	Acknowledge	33
	References	35

Összefoglalás Ipari becslések szerint 2020-ra 50 milliárdra nő a különféle okoseszközök száma, amelyek egymással és velünk kommunikálva komplex rendszert alkotnak a világhálón. A szinte korlátlan kapacitású számítási felhőbe azonban az egyszerű szenzorok és mobiltelefonok mellett azok a kritikus beágyazott rendszerek – autók, repülőgépek, gyógyászati berendezések - is bekapcsolódnak, amelyek működésén emberéletek múlnak. A kiberfizikai rendszerek radikálisan új lehetőségeket teremtenek: az egymással kommunikáló autók baleseteket előzhetnek meg, az intelligens épületek energiafogyasztása csökken.

A hagyományos kritikus beágyazott rendszerekben gyakorta alkalmazott módszer a futási idejű ellenőrzés. Ennek célja olyan ellenőrző programok szintézise, melyek segítségével felderíthető egy kritikus komponens hibás, a követelményektől eltérő viselkedése a rendszer működése közben.

Kiberfizikai rendszerekben a rendelkezésre álló számítási felhő adatfeldolgozó kapacitása, illetve a különféle szenzorok és beavatkozók lehetővé teszik, hogy több, egymásra hierarchikusan épülő, különböző megbízhatóságú és felelősségű ellenőrzési kört is megvalósíthassunk. Ennek értelmében a hagyományos, kritikus komponensek nagy megbízhatóságú monitorai lokális felelősségi körben működhetnek. Mindezek fölé (független és globális szenzoradatokra építve) olyan rendszerszintű monitorok is megalkothatók, amelyek ugyan kevésbé megbízhatóak, de a rendszerszintű hibát prediktíven, korábbi fázisban detektálhatják.

A TDK dolgozatban egy ilyen hierarchikus futási idejű ellenőrzést támogató, matematikailag precíz keretrendszert dolgoztunk ki, amely támogatja (1) a kritikus komponensek monitorainak automatikus szintézisét egy magasszintű állapotgép alapú formalizmusból kiindulva, (2) valamint rendszerszintű hierarchikus monitorok létrehozását komplex eseményfeldolgozás segítségével. A dolgozat eredményeit modellvasutak monitorozásának (valós terepasztalon is megvalósított) esettanulmányán keresztül demonstráljuk, amely többszintű ellenőrzés segítségével képes elkerülni a vonatok összeütközését.

Abstract According to industrial estimates, the number of various smart devices - communicating with either us or each other - will raise to 50 billion, forming one of the most complex systems on the world wide web. This network of nearly unlimited computing power will not only consist of simple sensors and mobile phones, but also cars, airplanes, and medical devices on which lives depend upon. Cyber-physical systems open up radically new opportunities: accidents can be avoided by cars communicating with each other, and the energy consumption of smart buildings can be drastically lower, just to name a few.

The traditional critical embedded systems often use runtime verification with the goal of synthesizing monitoring programs to discover faulty components, whose behaviour differ from that of the specification.

The computing and data-processing capabilities of cyber-physical systems, coupled with their sensors and actuators make it possible to create a hierarchical, layered structure of high-reliability monitoring components with various responsibilities. The traditional critical components' high-reliability monitors' responsibilities can be limited to a local scope. This allows the creation of system-level monitors based on independent and global sensory data. These monitors are less reliable, but can predict errors in earlier stages.

This paper describes a hierarchical, mathematically precise, runtime verification framework which supports (1) the critical components' monitors automatic synthesis from a high-level statechart formalism, (2) as well as the creation of hierarchical, system-level monitors based on complex event-processing. The results are presented as a case study of the monitoring system of a model railway track, where collisions are avoided by using multi-level runtime verification.

Chapter 1

Introduction

Chapter

Chapter 2

Background

Chapter

Chapter 3

Overview

Chapter

Chapter 4

Runtime verification of embedded systems

4.1 Intro

A statechart language was created to enable the high level design, verification, and monitoring of complex systems. The aim was to use a simple and straightforward syntax to keep the language's learning curve gentle. Statecharts were chosen as they are used widely for modeling in various branches of engineering.

4.2 Goal

4.2.1 Simple, generic, useable

4.2.2 Verification

4.2.3 Monitor generation

4.3 Why not upgrade previous solutions

Validation software is... Many software is available for code generation. Unfortunately the available solutions either provide poor quality code or have a limited syntax, thus making the creation and understanding of the models more time consuming than necessary. Our approach was to generate easily readable, extendable, object oriented code that can run in a limited resource environment.

4.3.1 Parametric statechart declaration

The language allows a specification to consist of multiple statecharts. This feature led to of the main strengths of the language: the definition of statechart templates, which can be parametrically instantiated multiple times. This results in short descriptions for otherwise complex, homogenous systems. Statechart parameters can be of any type supported by the TTMC::Constraint language. Separate statecharts can communicate with each other using signals or global variables.

4.3.2 Parametric signals

Signals can also be parameterized with any integer type variable. These parameters then can be used to discriminate between signals with the same name, which also results in more readable code, allowing transitions to use the same signal as their trigger.

4.4 The statechart language

Each system description consists of a single file, which holds the specification of all components.

4.4.1 The specification

A specification can consist of multiple statecharts. Statechart definitions must be in the form of

statechart NAME(...) ...

, where the

...

part contains the description of the statechart. The braces are optional and are only needed for the parameters of statechart templates. For statechart declarations, the description can be omitted. Each specification must have at least one defined statechart. Parameterized statecharts can be created from existing templates by providing a value for each parameter.

4.4.2 Variables

Variables can either be global (accessible to all statecharts) or local (bound to a single statechart in which they were declared). Many types are supported chapter characters, integers, doubles, etc... For a complete list, see appendix4TTMCConstraint

. The variable declaration is in the form of

global|local var NAME : TYPE
, where global or local denotes the scope of the variable.

4.4.3 Expressions and assignments

Variables can be used in expressions. Expressions can have an arbitrarily complex structure within the limits of the

TTMC::Constraint

language. This allows for, among others, the use of array indexing, parenthesis, and common operators in programming languages (+, -, *, /, modulo, ...). Assignments left hand sides are a single variable while their right hand side is an expression. Logical expressions using operators are also available (for example expressions using comparison operators). Each expression is a mixture of variables, constants, and operators. For a full reference, see

TTMC::Constraint

.

4.4.4 Parametric signals

Statecharts can communicate with the outside world and each other using signals. As such, these signals are declared directly in the specification and not in the statecharts themselves. Signals can be used with a single integer parameter (which can be either a constant or a variable). This allows for much simpler syntax when dealing with communication, as a statechart can raise a signal and pass a value simultaneously. It also leaves room for a later expansion to a token based automata with reentry.

4.4.5 Timeouts

Raising a signal can be offset by a certain amount of time. For the formal model, the value is measured in units, for monitors, this value corresponds to the milliseconds elapsed since the timeout was set. Apart from their delayed nature, timeouts and signals can be used interchangeably.

4.4.6 Actions

Raising signals, setting timeouts, and variable assignments are called actions. They represent operations that might result in a change of the model's state.

4.4.7 Regions

Statecharts are structured by regions. Regions have both states and transitions, and play a fundamental part in the scoping of elements. The syntax for regions is:

region NAME ...

Each region must contain at least an initial state for the model to be valid.

4.4.8 Transitions

Transitions describe the possible state changes. A transition can only occur if the source state is active. After the transition fired, the source state becomes inactive and the target state active. Furthermore, a transition can have a trigger, a guard condition, and an arbitrary number of actions associated with it.

Transition trigger

Any transition can have triggers, which are signals that enable the transition to fire when any one of them arrived. Enabled transitions without a trigger occur on the next timestep after the source state becomes active.

Transition guards

Transitions can have guard conditions, which are expressions that evaluate to a boolean value. If the guard condition evaluates to true, the transition is enabled, otherwise it is blocked.

Transition actions

A transition can have any number of actions associated with it. These actions are performed when the transition fires.

4.4.9 State nodes

Each region can contain multiple state nodes. A state node can either be a state or a pseudo state. States create the base structure of the model, while pseudo states help to describe the functionality. Pseudo states can either be initial-, fork-, join-, or choice states.

States

States can either be atomic states or composite states. An atomic state is a state which does not contain inner regions. All states can contain entry and exit actions, which are performed when entering or exiting from the state. Composite states contain one or more inner regions, each with at least an initial state. A state's parent is its containing region's containing state, or if that region does not have containing state, the region's containing statechart. Composite states help maintaining a clean model

by the introduction of hierarchy, allowing common actions to be described in a parent state.

Initial states

Initial states can be found in all regions - if the region's containing state is entered, these inner states become active.

Fork and join states

A fork state is a pseudo state that has a single incoming transition and any number of outgoing transitions. The outgoing transitions cannot have triggers, guards, or actions associated with them. If the incoming transition fired, all the outgoing transitions fire as well, and the fork state itself is not entered. This results in the activation of multiple states. A join state is a pseudo state that has a single outgoing transition and multiple incoming transitions. The incoming transitions cannot have triggers, guards, or actions associated with them. The outgoing transition is enabled when it's guard is true and all the incoming transitions' source states are active. Triggers can be declared on the outgoing transition.

4.4.10 Signaling errors, error propagation

States and transitions can be labeled as errors. The syntax is
state/transition [Error label] ...

where the label is a description given by the user. This is only used for the generation of error messages in the monitor.

4.4.11 Timing of transitions, actions

Transitions are fired one by one. The firing of a transition means that the triggering signal is consumed. This can result in nondeterministic runs if two transitions share the same trigger and can be enabled simultaneously. Such models can be created but the order of the transitions are not guaranteed. Actions on the current transition being taken are processed in a single step.

4.5 Formal representation

Formal verification methods requires a flatter model than the statechart language described above. Therefore, complex concepts are mapped to an easily verifiable one.

4.5.1 Signals and expressions

In the formal model, signals are represented as boolean variables. The variable is true if the signal has been raised since the previous timestep was taken. Expressions need no further simplification.

4.5.2 Variables

Variable types are the same as in the statechart model. Local variables' scoping and names are change. All variables use the same, global scope, which could introduce name clashes. To avoid such problems, local variables' names are changed to a unique one, using their location in the hierarchical system.

4.5.3 States

States are mapped to boolean variables that signal whether the state is currently active or not. Entry and exit actions are passed to the incoming and outgoing transitions for simplicity and unified handling.

4.5.4 Timouts

4.5.5 Transitions

Transitions between states are transitions in the formal model too. If the guard condition is true, the source state is currently enabled, and the transition has no trigger or the triggering signal was raised, the transition can be taken. When the transition fires in the formal model, the exit actions of the appropriate states, the actions of the transition, and the needed entry actions occur.

4.6 Accepting monitor

4.6.1 Variables

4.6.2 Signals

4.6.3 Timeouts

4.6.4 States

4.6.5 Transitions

4.7 Implementation

4.7.1 Other utility classes

4.7.2 Timing (clock of the monitor)

4.7.3 Interface, signal pushing

4.8 Summary

Chapter 5

Complex event processing

5.1 Intro of the Complex Event Processing

In our hierarchical runtime verification project, the top level of modelling is done in an event pattern language. This event pattern language (vepl) can be translated to timed regular expressions, which can be translated to timed event automata. We'll use this to implement the event processor.

5.2 Background

5.2.1 VEPL

TODO add a reference to David Istvans work

TODO define event.

TODO define complex event processing

The used formalism to define event patterns is the VEPL. A brief overview to this language:

Operators

Operator name	Denotation	Meaning
followed by	$p_1 \rightarrow p_2$	Both patterns have to appear in the specified order.
or	$p_1 \text{ OR } p_2$	One of the patterns has to appear.
and	$p_1 \text{ AND } p_2$	Both of the patterns has to appear, but the order does not matter. Rule: $p_1 \text{ AND } p_2 \mapsto (p_1 \rightarrow p_2) \text{ OR } (p_2 \rightarrow p_1)$.
negation	$\neg p$	On atomic pattern: event instance with the given type must not occur. On complex pattern: the pattern must not match.
multiplicity	$p[n]$	The pattern has to appear n times, where n is a positive integer. Rule: $p[n] \mapsto p_1 \rightarrow p_1 \rightarrow \dots \rightarrow p_1$, n times.
"at least once" multiplicity	$p[+]$	The pattern has to appear at least once.
"infinitely" multiplicity	$p[*]$	The pattern can appear 0 to infinite times.
within time window	$p[t]$	Once the first element of the pattern is observed (i.e. the pattern "starts to build up"), the rest of the pattern has to be observed within t milliseconds.

Figure 5.1 Operators of the VIATRA CEP

5.2.2 Timed Regular Expression

Definition 5.1 Timed Regular Expressions over an alphabet Σ (also referred to as Σ -expressions) are defined using the following families of rules.

1. a for every letter $a \in \Sigma$ and the special symbol ε are expressions
2. If $\varphi, \varphi_1, \varphi_2$ are Σ -expressions and I is an integer-bounded interval then $\langle \varphi_I \rangle, \varphi_1 \cdot \varphi_2, \varphi_1 \vee \varphi_2$, and φ^* are Σ -expressions.
3. If φ, φ_1 and φ_2 are Σ -expressions then $\varphi_1 \circ \varphi_2, \varphi^\oplus$ are Σ -expressions .
4. If φ_1 and φ_2 are Σ -expressions, φ_0 is a Σ_0 -expression for some alphabet Σ_0 , and $\Theta : \Sigma_0 \rightarrow \Sigma$ is a renaming, then $\varphi_1 \wedge \varphi_2$ and $\Theta(\varphi_0)$ are Σ -expressions

5.2.3 Event Automaton

An Event Automaton is a non-deterministic finite-state automaton whose alphabet consists of parametric events and whose transitions may be labelled with guards and assignments

Definition 5.2 An EA $\langle Q, \mathcal{A}, \delta, q_0, F \rangle$ is a tuple where Q is a finite set of states, $\mathcal{A} \subseteq \text{Event}$ is a finite alphabet, $\delta \in (Q \times \mathcal{A} \times \text{Guard} \times \text{Assign} \times Q)$ is a finite set of transitions, $q_0 \in Q$ is an initial state, and $F \subseteq Q$ is a set of final states.

5.2.4 Timed Event Automaton

In discrete event simulation, a calendar (also called event list) is a data structure that stores future events and the times at which these events are scheduled to occur

5.2.5 Our Formalism

TimedZone is a tuple $\langle \text{StartState}, \text{EndZones}, \text{TimeoutValue}, \text{StateMoveTo} \rangle$

If a token enters a state, and there is a TimeZone whose StartState is the state, and it doesn't enter a state which is one of the EndStates before the timeout, the token'll be moved to the StateMoveTo.

Our Automaton = $\langle \text{EventAutomaton}, \text{TZ} \rangle$ where TZ is a Set of TimedZones

5.3 Examples of Event Processing

5.3.1 varphile System

Problem

varphile system - A file shouldn't be read when it has been opened for writing, and shouldn't be written, when opened for reading. A file shouldn't be opened for writing and reading without a close event between the two different opens. The possible parametrized events are : Open(file, mode), Close(file), Read(file), Write(file). Mode is either "R" or "W" which stands for Read and Write respectively.

Solution

We are looking for these patterns :

$\text{open}(f, "W") \rightarrow \text{NOT close}(f) \{*\} \rightarrow \text{open}(f, "R")$;
 $\text{open}(f, "R") \rightarrow \text{NOT close}(f) \{*\} \rightarrow \text{open}(f, "W")$;
 $\text{open}(f, "W") \rightarrow \text{NOT close}(f) \{*\} \rightarrow \text{read}(f)$;
 $\text{open}(f, "R") \rightarrow \text{NOT close}(f) \{*\} \rightarrow \text{write}(f)$;




Figure 5.2 Automaton of the file example

5.3.2 Mars Rover Tasking - Two phase locking

Problem

In concurrent systems the avoidance of deadlocks and livelocks are an utmost importance. To solve this problem, one of the many patterns is the two phase locking - which can be defined by two rules. These rules are :

1. Every task must allocate the resources in a given order.

2. If a task releases a resource, it can't allocate anymore

Solution

Since our implementation doesn't support guards (yet)

5.4 Implementation

5.4.1 Metamodel




Figure 5.3 Automaton of the file example

Nyilván ide mjd kisebb, mutatosabb, es kevesebb dolgot tartalmaz abra kell, meg nemi magyarazat

5.4.2 Executor

The algorithm first searches for all the activated transitions. If it finds an activated transition, it iterates over the tokens which are on the state. The first token with matching (non-confronting) parameter list will be split to the next state if there are new parameter bindings from the event, or moved if there are no new bindings. If a token enters an acceptor state it'll next state

Chapter 6

Case study

6.1 Overview

The goal of our case study introduced in this chapter is to show the application and working of our hierarchical runtime verification framework. The motivation of this study is the related report from 2014 [1], where the goal was a distributed, model based security logic. The work of [1] focused on the model driven development of a safety logic and its application in the Model Railway Project. Our work builds on the hardware and software of [1] and extends it with the runtime verification of:

- The working of the safety logic in the embedded controllers.
- The correctness of the overall system.




Figure 6.1 Overview of the hierarchical runtime verification system

In this section at first we overview those concepts of the Model Railway Project which are important from our point of view. Then the extended runtime verification architecture is introduced both the hardware and software components.

It's important to notice that our solution is not tailored to this special problem but it is a general approach for any critical system.

6.2 Concept

Our main goal with this study is to develop a method which can integrate multiple safety logic into a global runtime verification, increasing the reliability of the complete system.




Figure 6.2 Associations between operation, and runtime verification components

Figure 6.2 shows the main relation between the operation, and runtime verification domain. With component level verification – in our case with embedded monitors – we can verify each component runtime state. The system level verification observes the overall state of the system. If any of the components reports failure, we can make a decision based on the remaining components abilities to support the system verification. If we can provide safety despite component failures, the system can continue operation.

In our case (Figure 6.3), there are embedded components, and one system level component.




Figure 6.3 Sensor, and monitor relation

6.3 System level verification with computer vision

6.3.1 Hardware

In case of a computer vision (CV) based approach, it is critical to choose the appropriate hardware. We had two parameters in the selection of the camera: height above the board, and FOV. The camera we used have these parameters:

- Resolution: 1920x1080
- Horizontal FOV: 120°

The camera have an installation height of 120cm. This is a perfect value for using the case study in any room, and not suffer serious perspective distortions.

6.3.2 OpenCV

One key point of this study from the technological viewpoint is computer vision. It is a new extension of the hardware, which allows us to monitor the board with fairly big precision and reliability, if the correct techniques and materials are used.

We needed a fast, reliable, efficient library to use with the camera, and develop the detection algorithm. Our choice was the OpenCV¹ library, which is an industry leading, open source computer vision library. It implements various algorithms with effective implementation e.g., using the latest streaming vector instruction sets. The main programming language – and what we used – is C++, but it has many binding to other popular languages like Java, and Python.

¹<http://opencv.org/>

6.3.3 Marker design

One of the steps of the CV implementation was the design of the markers, which should provide an easy detection, and identification of the marked objects.

The first step was to consider the usage of an external library, named ArUco². This library provides the generation and detection library of markers. The problem with the library was the lack of tolerance in quality, and motion blur. Because these negative properties of the existing libraries, we implemented a marker detection algorithm for our needs.

After the implementation was in our hands, we could make markers which suits our needs. The chosen size of the marker was the size of the model railroad car as it will provide the proper accuracy.

As explained in Section 6.3.4, circular patterns are well suited for these applications. The final design consists two detection circle, and a color circle for identification between the detection circles (Figure 6.4).




Figure 6.4 The final marker design

6.3.4 Mathematical solution for marker detection

According to the various condition in lighting, and used materials, the marker detection has to be robust.

This problem, and the fact that these markers have perspective distortion when they are near to the visible region of the camera motivated us to develop a processing technique coming from controlling theory.

This method is the commonly used technique of transforming and processing a signal – in our case a picture – in frequency domain.

Convolution method

Our method is based on the convolution of two bitmap images, one from the camera, and one generated pattern.

As ?? shows, we can multiply two spectrums element-wise, and apply an inverse Fourier transform to get the convoluted image. If one image is the pattern, the other

²<http://www.uco.es/investiga/grupos/ava/node/26>

image is the raw³, applying the convolution results in an image where every pixel represents a value how much the two spectrums match.

Pattern bitmap properties

The prerequisite of the pattern is the pattern must be the same size of the raw image, and the raw image must be a grayscale image.

The pattern itself needs to be generated with values according to the shape we would like to match (Figure 6.5). The raw pixels are multiplied by this value. The meaning of these values in the bitmap are the following:

- **value = 0**: Doesn't affect the match.
- **value > 0**: The multiplied raw pixel summed positively to the result of the convolution.
- **value < 0**: The multiplied raw pixel summed negatively to the result of the convolution.



Figure 6.5 Pattern bitmap placement and value example

6.3.5 Software

With the OpenCV library, we implemented a processing pipeline which can process the live video feed from the camera. We forward this data to the high level safety logic,

³In our application raw (or raw image) means the unprocessed image from the camera

which can decide the following actions. The Table 6.1 shows all the essential steps in the processing pipeline of the computer vision.

We used GPU acceleration through pipeline stage 1–4. The acceleration is implemented by OpenCV, and can be used with CUDA capable NVidia video accelerators.

6.4 Summary

With this implementation, we can follow the system real-time, providing the high-level logic another independent source of information. This can lead to a more robust system with added redundancy.




Stage #	Description	Example images
1	Loading an image from the camera	
2	Convert the image to grayscale	
3	Convolve the image with the pattern	
4	Applying a threshold to filter the brightest spots	
5	Finding the contours of the enclosed shapes	
6	Calculating the center point of the contours	
7	Find possible markers by distance	
8	ID the marker by the center	

Table 6.1 Computer vision processing pipeline

6.5 Model railroad

In this section we briefly overview the railroad and the controlling hardware.

6.5.1 Overview

The model railroad (Figure 6.6) contains the following hardware elements:

- 15 powerable section
- 6 railroad switch
- 6 Arduino controllers for each switch
- 3 remotely controllable train




Figure 6.6 The railroad network with section IDs

6.5.2 Hardware

The core of the railroad hardware are the Arduino microcontrollers which collect information, and control the sections. For every railroad switch there is an associated controller which can control the power of the sections nearby with the slave units connected to it (Figure 6.7).




Figure 6.7 Master-slave associations

6.6 ???

In this section we proceed through the design of the physical to logical mapping. We operate our safety on this logical model, so it is very important to map all the details of the physical world we need correctly in this model.

6.6.1 Physical elements

The only external source of information is the computer vision. The CV forward a train ID (determined by marker color) and position (x, y coordinates) to the model, and we must discretize these informations to make it searchable by our safety logic for hazardous events.

Let us take a look on the main components of the physical system, and what challenges we face:

- **Section:** Either a rail, or railroad switch. Every section has a distinctive identifier.
- **Rail:** The rail is a variable length curve. The main challenge is the determination of the next section. Only the rail can be powered down, so our safety logic must act, when the train is on a rail.
- **Switch:** The switch is a region, where we know the entry and outgoing section by its setting. The switch is always powered, so we cannot affect the train on the switch.

6.6.2 Logical breakdown of physical elements

After we designated the physical elements, and their properties, we started to build a logical concept what are our model elements, and what are the connections between them.

We will follow a bottom-up structure because it helps the graph search (Section 6.6.6), and review the main components of the logical elements.

- **Trackable:** The atomic abstract element of our model, the *trackable* is the smallest unit of measurement.
- **SectionTrackable:** Specialized trackable, which is a part of a powerable section.
- **SwitchTrackable:** Specialized trackable. Because we did not intrested in the position inside the switch, the entire

6.6.3 Introducing to EMF

Az EMF bemutatása röviden.

6.6.4 Building the EMF model

Az elkészült EMF metamodel bemutatása, és összevetése az elképzelésekkel.

6.6.5 Introducing the IncQuery

Az IncQuery bemutatása.

6.6.6 Building the IncQuery patterns

A biztonsági lokikai patternek bemutatása.




Figure 6.8 EMF model

Chapter 7

Conclusion

Chapter

Chapter 8

Acknowledge

Itt köszönjük meg!

References

- [1] Horváth Benedek, Konnerth Raimund-Andreas, and Zsolt Mázló. *Elosztott biztonságkritikus rendszerek modellvezérelt fejlesztése*. Tech. rep. Budapest University of Technology et al., 2014.