-
Notifications
You must be signed in to change notification settings - Fork 81
Pull requests: dlbeer/mspdebug
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
drivers/fet_core.c: populate chip entry by detected CPU name
#125
opened May 25, 2023 by
maribu
Loading…
Add info to README about libusb 0.1 vs 1.0 and libusb-compat
#120
opened Oct 14, 2022 by
GrantEdwards
Loading…
<reg[3] for special meaning.> <I new a project using IAR, and debug it with the IAR simulator. I modified the instruction byte code, and get strange assembles that are not documented. I draw a conclusion in my opinion, for the following instructions: [0 0 0 0 src 1 1 0 0 dst — MOVA Rsrc,Rdst], [0 0 0 0 src 1 1 0 1 dst — CMPA Rsrc,Rdst], [0 0 0 0 src 1 1 1 0 dst — ADDA Rsrc,Rdst], [0 0 0 0 src 1 1 1 1 dst — SUBA Rsrc,Rdst], when src is reg[3], it has special meanings. According to the oper, the Rsrc is MOVA: 0. CMPA: 0. ADDA: 2. SUBA: 2.>
#105
opened Jun 5, 2021 by
zhaoleicpp
Loading…
ProTip!
Follow long discussions with comments:>50.