

FPGAC

BANK 2

IO\_L1P\_CCLK\_2  
IO\_L1N\_M0\_CMPMISO\_2  
IO\_L2P\_CMPCLK\_2  
IO\_L2N\_CMPMISO\_2  
IO\_L3P\_D0\_DIN\_MISO\_MISO1\_2  
IO\_L3N\_MOSI\_CSI\_B\_MISO0\_2  
IO\_L5P\_2  
IO\_L5N\_2  
IO\_L12P\_D1\_MISO2\_2  
IO\_L12N\_D2\_MISO3\_2  
IO\_L13P\_M1\_2  
IO\_L13N\_D10\_2  
IO\_L14P\_D11\_2  
IO\_L14N\_D12\_2  
IO\_L15P\_2  
IO\_L15N\_2  
IO\_L16P\_2  
IO\_L16N\_VREF\_2  
IO\_L19P\_2  
IO\_L19N\_2  
IO\_L20P\_2  
IO\_L20N\_2  
IO\_L22P\_2  
IO\_L22N\_2  
IO\_L23P\_2  
IO\_L23N\_2  
IO\_L29P\_GCLK3\_2  
IO\_L29N\_GCLK2\_2  
IO\_L30P\_GCLK1\_D13\_2  
IO\_L30N\_GCLK0\_USERCCLK\_2  
IO\_L31P\_GCLK31\_D14\_2  
IO\_L31N\_GCLK30\_D15\_2  
IO\_L32P\_GCLK29\_2  
IO\_L32N\_GCLK28\_2  
IO\_L40P\_2  
IO\_L40N\_2  
IO\_L41P\_2  
IO\_L41N\_VREF\_2  
IO\_L43P\_2  
IO\_L43N\_2  
IO\_L44P\_2  
IO\_L44N\_2  
IO\_L45P\_2  
IO\_L45N\_2  
IO\_L46P\_2  
IO\_L46N\_2  
IO\_L47P\_2  
IO\_L47N\_2  
IO\_L48P\_D7\_2  
IO\_L48N\_RDWR\_B\_VREF\_2  
IO\_L49P\_D3\_2  
IO\_L49N\_D4\_2  
IO\_L62P\_D5\_2  
IO\_L62N\_D6\_2  
IO\_L63P\_2  
IO\_L63N\_2  
IO\_L64P\_D8\_2  
IO\_L64N\_D9\_2  
IO\_L65P\_INIT\_B\_2  
IO\_L65N\_CSO\_B\_2

R15 Backup.GPIO0  
T15 Backup.GPIO1  
V16 Backup.GPIO2  
V16 Backup.GPIO3  
R13  
T13 FPGA.CLK\_SIG  
U15 SPI.backup\_TX  
V15 SPI.backup\_RX  
T14 SPI.backup\_CLK  
V14 SPI.backup\_CS  
N12  
P12 FPGA.Ren  
U13 FPGA.WEn  
V13 FPGA.CS0  
M11 FPGA.CS1  
N11  
R11 FPGA.A25  
T11 FPGA.A24  
V12 FPGA.A23  
N10 FPGA.A22  
P11 FPGA.A21  
M10 FPGA.A20  
N9 FPGA.A19  
U11 FPGA.A18  
V11 FPGA.A17  
R10 FPGA.A16  
T10 FPGA.A15  
U10 FPGA.A14  
V10 FPGA.A13  
R8 FPGA.A12  
T8 FPGA.A11  
V9 FPGA.A10  
M8 FPGA.A09  
N8 FPGA.A08  
U8 FPGA.A07  
V8 FPGA.A06  
U7 FPGA.A05  
V7 FPGA.A04  
N7 FPGA.A03  
P8 FPGA.A02  
T6  
V6 FPGA.AD15  
R7 FPGA.AD14  
T7 FPGA.AD13  
N6 FPGA.AD12  
P7 FPGA.AD11  
R5 FPGA.AD10  
T5 FPGA.AD09  
U5 FPGA.AD08  
V5 FPGA.AD07  
R3 FPGA.AD06  
T3 FPGA.AD05  
T4 FPGA.AD04  
V4 FPGA.AD03  
N5 FPGA.AD02  
P6 FPGA.AD01  
U3 FPGA.AD00  
V3

SPI  
• backup\_TX  
• backup\_RX  
• backup\_CLK  
• backup\_CS

SPI  
SPI

FPGA CLK\_JMP

FPGA.CLK SIG

Header 2

CLK

FPGA.Ren	EBI address	REn
FPGA.WEn	1 2	WEEn
FPGA.CS0	3 4	CS0
FPGA.CS1	5 6	CS1
FPGA.A25	7 8	A25
FPGA.A24	9 10	A24
FPGA.A23	11 12	A23
FPGA.A22	13 14	A22
FPGA.A21	15 16	A21
FPGA.A20	17 18	A20
FPGA.A19	19 20	A19
FPGA.A18	21 22	A18
FPGA.A17	23 24	A17
FPGA.A16	25 26	A16
FPGA.A15	27 28	A15
FPGA.A14	29 30	A14
FPGA.A13	31 32	A13
FPGA.A12	33 34	A12
FPGA.A11	35 36	A11
FPGA.A10	37 38	A10
FPGA.A09	39 40	A9
FPGA.A08	41 42	A8
FPGA.A07	43 44	A7
FPGA.A06	45 46	A6
FPGA.A05	47 48	A5
FPGA.A04	49 50	A4
FPGA.A03	51 52	A3
FPGA.A02	53 54	A2
FPGA.A01	55 56	A1
FPGA.A00	57 58	A0
	59 60	

Backup header for EBI adr

FPGA.AD15	EBI DATA	DATA15
FPGA.AD14	1 2	DATA14
FPGA.AD13	3 4	DATA13
FPGA.AD12	5 6	DATA12
FPGA.AD11	7 8	DATA11
FPGA.AD10	9 10	DATA10
FPGA.AD09	11 12	DATA9
FPGA.AD08	13 14	DATA8
FPGA.AD07	15 16	DATA7
FPGA.AD06	17 18	DATA6
FPGA.AD05	19 20	DATA5
FPGA.AD04	21 22	DATA4
FPGA.AD03	23 24	DATA3
FPGA.AD02	25 26	DATA2
FPGA.AD01	27 28	DATA1
FPGA.AD00	29 30	DATA0
	31 32	

Backup header for EBI Data

Title		
FPGA Bank 2 - MCU connector		
Size	Number	Revision
A		
Date:	11/25/2014	Sheet of
File:	C:\Users\...\FPGA IO 3.SchDoc	Drawn By:

XC6SLX45-2CSG324I