


A

A






**Specifications:**

V<sub>in</sub>, max = 600 VDC  
V<sub>out</sub>, max = 245 VRMS (SVPWM)  
f<sub>sw</sub> = 50 kHz  
P<sub>out</sub>, max = 40kW  
I<sub>out</sub>, max = 80 ARMS

Liquid cooled with water at 50°C max


## LV Connector




A

A

### Passive discharge



### DC Bus capacitors, 100uF, Murata FHA85Y106KS




#### DC Link design considerations:

$V_C > 1.1 \cdot V_{max} = 1.1 \cdot 600 V = 660 V \rightarrow 850 V$


$I_{C,RMS} \approx 0.65 \cdot I_{phase,RMS} = 0.65 \cdot 80 A, RMS = 52 A, RMS \rightarrow 10 \times 5 A, RMS (\Delta T = 10 ^\circ C)$   
 $C > I_{C,RMS} / (V_{ripple} \cdot f_{sw}) = 52 A, RMS / (15V \cdot 50 kHz) \approx 79 \mu F \rightarrow 10 \times 10 \mu F$

Lowering the switching frequency will proportionally lower the current rating for the same voltage ripple or proportionally increase the voltage ripple for the same output current. Check:  
<https://www.specterengineering.com/blog/2019/9/7/dc-link-capacitor-selection-for-your-inverter>

### INPUTS/OUTPUTS



### SiC Half-Bridges, Leapers DFS05HF12EYR1



#### Semiconductor details:


$V_{DSS}(\text{breakdown}) = 1200 V$   
 $R_{on} = 5.5 \dots 13 m\Omega$   
 $V_f = 3.3 \dots 4 V$   
 $T_{rr} = 41.5 \dots 45 ns$   
 $Q_{rr} = 2.19 \dots 3.94 \mu C$   
 $R_{th,jc} = 0.12 \dots 0.15 K/W$   
 $Q_G(600V, 150A, V_{GS} = +15/0V) = 520 nC$   
 $C_{in} = 14.5 nF$   
 $R_G(\text{int}) = 1.9 \Omega$   
 $V_{GS(th)} = 2.8 \dots 4.8 V$

Company:	e-Tech Racing	e-techracing.es	
Project:	Inverter Power	Variant: Inverter_Power	
Size:	Page Contents: [1]Power_Stages.SchDoc	Version: 1.0	
-		Department: Powertrain	
Author:	David Redondo	dredondovinolo@gmail.com	Sheet 2 of 5
Checked by:	_		Date: 14/02/2024

A

△ [CSA], [CSB], [CSC]

CKSR 50-NP/SP1 configured with Number of primary turns = 1 (R\_phase-connector = 0.18 mΩ)



B

△ [CSA], [CSB], [CSC]

CKSR 50-NP/SP1 2.5V internal reference is used in order to have equal measuring range for positive and negative values. Voltage divider implemented just in case.

△ [I\_A], [I\_B], [I\_C]

$$U_{\text{meas}} = (12.5 \text{mV/A} \cdot I_{\text{meas}} + U_{\text{ref}})$$

For ±150Apk:  
 $V_{\text{meas\_pk+}} = 4.375 \text{V}$   
 $V_{\text{meas\_pk-}} = 0.625 \text{V}$

△ [C201], [C202], [C203]

The fluxgate oscillator draws current pulses of up to 30 mA at a rate of ca. 900 kHz. In the case of a power supply with high impedance, it is advised to provide local decoupling (100 nF or more, located close to the transducer).

C

△ [CSA], [CSB], [CSC]

AC insulation test  
 RMS voltage, 50 Hz,  
 1 min:

$$U_d = 4.3 \text{ kV} >  
 3 \cdot V_{\text{max}} = 1.8 \text{ kV}$$

Company:	e-Tech Racing	e-techracing.es	
Project:	Inverter Power	Variant: Inverter_Power	
Size:	Page Contents: [2]Current_Sense.SchDoc	Version: 1.0	
		Department: Powertrain	
Author:	David Redondo	dredondovinolo@gmail.com	Sheet 3 of 5
Checked by:			Date: 14/02/2024



1

2

3

4



## INPUTS/OUTPUTS



**[T\_A, T\_B, T\_C]**  
Look-up table obtained with MATLAB script.  
For different temperatures:  
 $V_{meas}(0^\circ\text{C}) = 0.246\text{V}$   
 $V_{meas}(25^\circ\text{C}) = 2\text{V}$   
 $V_{meas}(50^\circ\text{C}) = 2.578\text{V}$   
 $V_{meas}(90^\circ\text{C}) = 2.864\text{V}$

B

B



Company:	e-Tech Racing	e-techracing.es	
Project:	Inverter Power	Variant:	Inverter_Power
Size:	Page Contents: [3]Gate_Drivers.SchDoc	Version:	1.0
-		Department:	Powertrain
Author:	David Redondo	dredondovinolo@gmail.com	Sheet 4 of 5
Checked by:			Date: 14/02/2024

1

2


3

4

A

**U\_HS, U\_LS**

- TRIP** and **OK** signals are in open drain configuration, so they can be paralleled.
- IN- is not used and tied to **GND**.
- ENABLE** to be given by MCU in active-high mode. When set to low for more than 1  $\mu$ s, **TRIP** is reset.
- Temperature sensing using low-side drivers. Ain outputs a current of 200  $\mu$ A. PWM to analog using a RC filter, to be fed directly to MCU ADC. **[R405]**, **[R406]** and **[C411]** from SPICE simulation.
- Miller clamp protection is used.
- RGS\_HS**, **RGS\_LS**: External gate pull-down is implemented even though the gate drivers implement an active pull-down.
- Overcurrent/Shoot-through detection is not implemented.

**GLVS**

B

**LDO\_HS, LDO\_LS**

An LDO is implemented to trim **VEE\_HS\_A** and **VEE\_LS\_A** during testing to fine tune the necessary negative gate voltage. If a higher negative value is needed, **DCDC\_HS** and **DCDC\_LS** must be replaced with another variant and bypassing the LDOs.

Feedback voltage divider adjusted to -2V, providing

$$V_{GS} = +18 \text{ V} / -2 \text{ V}$$

$$VEE = -1.186 \cdot (1 + R1/R2)$$

$$R1 + R2 \approx 100 \text{ k}\Omega$$


C

**DCDC\_HS, DCDC\_LS**

Isolation test voltage (Qualification tested for 1 minute): 5200 VDC

**U\_HS, U\_LS**

VIOTM ( $t = 60$  s (qualification test)): 8000 VPK

**OK**

D

**V\_GS values:**

The values chosen for  $V_{GS}$  are +18 / -2 V. Even though Leapers recommends using +18 / 0 V, shoot-through could be a potential issue causing accidental turn-on of the low side devices because of a voltage spike greater than the minimum  $V_{GS}(th)$ . A gate driver with Miller clamp is used to mitigate this effect, but using 0 V for turn-off leaves only 2.8 V margin. From other inverter designs and analysis, 3 V can be expected to appear in the low side gates, so a 2 V margin is sufficient. The total margin is then a 4.8 V voltage spike without considering the Miller clamp circuit.

Minimum gate driver current and power:  
 $I_{GD(min)} = f_{sw} \cdot Q_G = 50 \text{ kHz} \cdot 520 \text{ nC} = 26 \text{ mA}$   
 $P_{min} = \Delta V_{GS} \cdot I_{GD(min)} = 20 \text{ V} \cdot 26 \text{ mA} = 0.52 \text{ W} \rightarrow 2 \text{ W}$

**RG\_ON\_HS, RG\_OFF\_HS, RG\_ON\_LS, RG\_OFF\_LS**

Essentially, a lower value for the gate resistors will reduce switching losses as the MOSFETs will switch faster and thus spend less time switching. Switching faster also means that the  $dV/dt$  will be higher, which can be responsible of EMI increase. The considered values of 3.0  $\Omega$  are recommended by the datasheet.

**CGS\_HS**, **CGS\_LS**, **CGD\_HS**, **CGD\_LS**, **Csn\_HS**, **Csn\_LS**, **Rsn\_HS**, **Rsn\_LS**

DNP, but they could be useful with EMI related issues to decrease  $dV/dt$ . Implementing them could result in further issues with the power limit for **DCDC\_HS** and **DCDC\_LS**, as the gate charge would increase significantly. The maximum allowed capacitance would be:


$$CGS_{max} = 2 \cdot P_{DCDC} / (\Delta V_{GS}^2 \cdot f_{sw}) = 2 \cdot 2 \text{ W} / ((20 \text{ V})^2 \cdot 50 \text{ kHz}) = 200 \text{ nF}$$

Company:	e-Tech Racing	e-techracing.es	
Project:	Inverter Power	Variant: Inverter_Power	
Size:	Page Contents: [4]Half_Bridge.SchDoc	Version: 1.0	
		Department: Powertrain	
Author:	David Redondo	dredondovinolo@gmail.com	Sheet 5 of 5
Checked by:			Date: 14/02/2024

A

**U\_HS, U\_LS**

- TRIP** and **OK** signals are in open drain configuration, so they can be paralleled.
- IN- is not used and tied to **GND**.
- ENABLE** to be given by MCU in active-high mode. When set to low for more than 1  $\mu$ s, **TRIP** is reset.
- Temperature sensing using low-side drivers. Ain outputs a current of 200  $\mu$ A. PWM to analog using a RC filter, to be fed directly to MCU ADC. **R405**, **R406** and **C411** from SPICE simulation.
- Miller clamp protection is used.
- RGS\_HS**, **RGS\_LS**: External gate pull-down is implemented even though the gate drivers implement an active pull-down.
- Overcurrent/Shoot-through detection is not implemented.

**GLVS****V\_GS values:**

The values chosen for  $V_{GS}$  are +18 / -2 V. Even though Leapers recommends using +18 / 0 V, shoot-through could be a potential issue causing accidental turn-on of the low side devices because of a voltage spike greater than the minimum  $V_{GS}(th)$ . A gate driver with Miller clamp is used to mitigate this effect, but using 0 V for turn-off leaves only 2.8 V margin. From other inverter designs and analysis, 3 V can be expected to appear in the low side gates, so a 2 V margin is sufficient. The total margin is then a 4.8 V voltage spike without considering the Miller clamp circuit.

Minimum gate driver current and power:  
 $I_{GD(min)} = f_{sw} \cdot Q_G = 50 \text{ kHz} \cdot 520 \text{ nC} = 26 \text{ mA}$   
 $P_{min} = \Delta V_{GS} \cdot I_{GD(min)} = 20 \text{ V} \cdot 26 \text{ mA} = 0.52 \text{ W} \rightarrow 2 \text{ W}$

B

**LDO\_HS, LDO\_LS**


An LDO is implemented to trim **VEE\_HS\_A** and **VEE\_LS\_A** during testing to fine tune the necessary negative gate voltage. If a higher negative value is needed, **DCDC\_HS** and **DCDC\_LS** must be replaced with another variant and bypassing the LDOs.

Feedback voltage divider adjusted to -2V, providing

$$V_{GS} = +18 \text{ V} / -2 \text{ V}$$

$$VEE = -1.186 \cdot (1 + R1/R2)$$

$$R1 + R2 \approx 100 \text{ k}\Omega$$

**OK TRIP ENABLE****RG\_ON\_HS, RG\_OFF\_HS, RG\_ON\_LS, RG\_OFF\_LS**

Essentially, a lower value for the gate resistors will reduce switching losses as the MOSFETs will switch faster and thus spend less time switching. Switching faster also means that the  $dV/dt$  will be higher, which can be responsible of EMI increase. The considered values of 3.0  $\Omega$  are recommended by the datasheet.

**CGS\_HS**, **CGS\_LS**, **CGD\_HS**, **CGD\_LS**, **Csn\_HS**, **Csn\_LS**, **Rsn\_HS**, **Rsn\_LS**

DNP, but they could be useful with EMI related issues to decrease  $dV/dt$ . Implementing them could result in further issues with the power limit for **DCDC\_HS** and **DCDC\_LS**, as the gate charge would increase significantly. The maximum allowed capacitance would be:

$$CGS_{max} = 2 \cdot P_{DCDC} / (\Delta V_{GS}^2 \cdot f_{sw})$$

$$= 2 \cdot 2 \text{ W} / ((20 \text{ V})^2 \cdot 50 \text{ kHz}) = 200 \text{ nF}$$

C

**DCDC\_HS, DCDC\_LS**

Isolation test voltage (Qualification tested for 1 minute): 5200 VDC

**U\_HS, U\_LS**

VIOTM ( $t = 60$  s (qualification test)): 8000 VPK


D

Company:	e-Tech Racing	e-techracing.es	
Project:	Inverter Power	Variant: Inverter_Power	
Size:	Page Contents: [4]Half_Bridge.SchDoc	Version: 1.0	
		Department: Powertrain	
Author:	David Redondo	dredondovinolo@gmail.com	Sheet 5 of 5
Checked by:			Date: 14/02/2024

A

**U\_HS, U\_LS**

- TRIP** and **OK** signals are in open drain configuration, so they can be paralleled.
- IN- is not used and tied to **GND**.
- ENABLE** to be given by MCU in active-high mode. When set to low for more than 1  $\mu$ s, **TRIP** is reset.
- Temperature sensing using low-side drivers. Ain outputs a current of 200  $\mu$ A. PWM to analog using a RC filter, to be fed directly to MCU ADC. **[R405]**, **[R406]** and **[C411]** from SPICE simulation.
- Miller clamp protection is used.
- RGS\_HS**, **RGS\_LS**: External gate pull-down is implemented even though the gate drivers implement an active pull-down.
- Overcurrent/Shoot-through detection is not implemented.

**GLVS****LDO\_HS, LDO\_LS**

An LDO is implemented to trim **VEE\_HS\_A** and **VEE\_LS\_A** during testing to fine tune the necessary negative gate voltage. If a higher negative value is needed, **DCDC\_HS** and **DCDC\_LS** must be replaced with another variant and bypassing the LDOs.

Feedback voltage divider adjusted to -2V, providing

$$V_{GS} = +18 \text{ V} / -2 \text{ V}$$

$$VEE = -1.186 \cdot (1 + R1/R2)$$

$$R1 + R2 \approx 100 \text{ k}\Omega$$


**DCDC\_HS, DCDC\_LS**

Isolation test voltage (Qualification tested for 1 minute): 5200 VDC

**U\_HS, U\_LS**

VIOTM ( $t = 60$  s (qualification test)): 8000 VPK

OK  
TRIP  
ENABLE

**V\_GS values:**

The values chosen for  $V_{GS}$  are +18 / -2 V. Even though Leapers recommends using +18 / 0 V, shoot-through could be a potential issue causing accidental turn-on of the low side devices because of a voltage spike greater than the minimum  $V_{GS}(th)$ . A gate driver with Miller clamp is used to mitigate this effect, but using 0 V for turn-off leaves only 2.8 V margin. From other inverter designs and analysis, 3 V can be expected to appear in the low side gates, so a 2 V margin is sufficient. The total margin is then a 4.8 V voltage spike without considering the Miller clamp circuit.

Minimum gate driver current and power:  
 $I_{GD(min)} = f_{sw} \cdot Q_G = 50 \text{ kHz} \cdot 520 \text{ nC} = 26 \text{ mA}$   
 $P_{min} = \Delta V_{GS} \cdot I_{GD(min)} = 20 \text{ V} \cdot 26 \text{ mA} = 0.52 \text{ W} \rightarrow 2 \text{ W}$

**RG\_ON\_HS, RG\_OFF\_HS, RG\_ON\_LS, RG\_OFF\_LS**

Essentially, a lower value for the gate resistors will reduce switching losses as the MOSFETs will switch faster and thus spend less time switching. Switching faster also means that the  $dV/dt$  will be higher, which can be responsible of EMI increase. The considered values of 3.0  $\Omega$  are recommended by the datasheet.

**CGS\_HS**, **CGS\_LS**, **CGD\_HS**, **CGD\_LS**, **Csn\_HS**, **Csn\_LS**, **Rsn\_HS**, **Rsn\_LS**

DNP, but they could be useful with EMI related issues to decrease  $dV/dt$ . Implementing them could result in further issues with the power limit for **DCDC\_HS** and **DCDC\_LS**, as the gate charge would increase significantly. The maximum allowed capacitance would be:

$$CGS_{max} = 2 \cdot P_{DCDC} / (\Delta V_{GS}^2 \cdot f_{sw})$$

$$= 2 \cdot 2 \text{ W} / ((20 \text{ V})^2 \cdot 50 \text{ kHz}) = 200 \text{ nF}$$

Company: e-Tech Racing e-techracing.es



Project: Inverter Power

Variant: Inverter\_Power

Size:

- Page Contents:  
[4]Half\_Bridge.SchDoc

Version: 1.0

Department: Powertrain

Author: David Redondo

dredondovinolo@gmail.com

Sheet 5 of 5

Checked by: \_

Date: 14/02/2024

1

2

3

4

A

## Discharge resistors:

$$t_{dis} = R_{dis} \cdot C \cdot \ln(V_{initial}/V_{final}) = (470 \text{ k}\Omega / 24) \cdot (100 \mu\text{F}) \cdot \ln(600 \text{ V} / 60 \text{ V}) = 4.509 \text{ s}$$

$$P(R_{dis}, \text{max}) = V_{max}^2 / R_{dis} = 600 \text{ V}^2 / 470 \text{ k}\Omega = 0.766 \text{ W} < 1 \text{ W}$$

$$I_{dis, \text{max}} = 600 \text{ V} / (470 \text{ k}\Omega / 24) = 30.64 \text{ mA}$$

## U503

Single supply configuration as per datasheet.

$$\text{Maximum differential input voltage} = 6.833 \text{ V} - 677 \text{ mV} = 6.156 \text{ V} < 30 \text{ V}$$


**U501**  
For U501, the recommended diode forward current is 10 mA. SC\_END can be between 20 V and 30 V.

$$I_t(\text{max}) = 600 \text{ V} / 2 \text{ M}\Omega = 0.3 \text{ mA} < 150 \text{ mA}$$


$$V_{ce}(\text{max}) = 10 \text{ V} < 70 \text{ V}$$

$$I_{min} = 20 \text{ V} / 2.2 \text{ k}\Omega = 9.1 \text{ mA}$$

$$I_{max} = 30 \text{ V} / 2.2 \text{ k}\Omega = 13.6 \text{ mA}$$




DISCHARGE GLVS




DISCHARGE TS


B





TSAL GLVS




TSAL TS




## INPUTS/OUTPUTS




VDC GLVS



DC VOLTAGE SENSE



SUPPLY GLVS



SUPPLY TS

D

(TS+ - TS-) > 60V → TSAL\_ON = 0V  
(TS+ - TS-) < 60V → TSAL\_ON = 5V

**U504**  
(VDC\_sns+ - VDC\_sns-) / VDC\_div = 1/3 · ((TS+ - TS-)) / (4.7 k\Omega / (4.7 k\Omega + 6 · 68 k\Omega)) = 1/3 · 0.011388 · (TS+ - TS-)

(VDC\_sns+ - VDC\_sns-) / VDC\_div = 1/3 · 0.011388 · 600 V = 2.278 V

**U501, U502**  
Isolation Voltage: AC For 1 Minute, R.H. = 40 ~ 60% Viso = 5000 Vrms

**U504**  
Maximum transient isolation voltage: VTEST = VIOTM, t = 60 s (qualification test) VIOTM = 7071 Vpk

**DCDC501**  
Isolation voltage input to output, tested 100% for 60s(2)  
Viso = 3000 V


Company:	e-Tech Racing	e-techracing.es	
Project:	Inverter Power	Variant: Inverter_Power	
Size:	Page Contents: [5]DC.SchDoc	Version: 1.0	
Department:	Powertrain		
Author:	David Redondo	dredondovinolo@gmail.com	Sheet <b>1</b> of <b>1</b>
Checked by:		Date: 14/02/2024	


1


2


3

4












# Inverter Power



View from Top side (Scale 1:2)



View from Back side (Scale 1:2)

## Bill Of Materials

Designator	Name	Quantity
C405_A, C405_B, C405_C, C406_A, C406_B, C406_C, C408_A, C408_B, C408_C, C409_A, C409_B, C409_C, C508, C509	10uF	14
C1, C2, C3, C4, C5, C6, C7, C8, C9, C10	10uF 850V	10
DCDC501	1779205141	1
J1	61302643121	1
R503	CRCW120610K0FKEA	1
R511	CRCW120630K0FKEA	1
HB_A, HB_B, HB_C	DFS05HF12EYR1	3
MP_-, MP+, MPA, MPB, MPC	M4	5
MH1, MH2	Mounting Hole M4	2
RD1, RD2, RD3, RD4, RD5, RD6, RD7, RD8, RD9, RD10, RD11, RD12, RD13, RD14, RD15, RD16, RD17, RD18, RD19, RD20, RD21, RD22, RD23, RD24	RCV2512470KFKEG	24
R406_A, R406_B, R406_C	CR0805-FX-1000ELF	3
R301	CR0805-JW-102ELF	1
R405_A, R405_B, R405_C, RGS_HS_A, RGS_HS_B, RGS_HS_C, RGS_LS_A, RGS_LS_B, RGS_LS_C	CR0805-JW-103ELF	9
R504, R505, R506, R507, R508, R509	CR1206FX-6802EAS	6
R501, R513	CR1206-FX-4701ELF	2
R510, R512	CRS1206-FX-4701ELF	2
CSA, CSB, CSC	LEM CKSR 50-NP	3
DCDC_HS_A, DCDC_HS_B, DCDC_HS_C, DCDC_HS_A, DCDC_HS_B, DCDC_HS_C	MJG6-series	6
U503	LM311DR2G	1
R401_A, R401_B, R401_C, R402_A, R402_B, R402_C, R403_A, R403_B, R403_C, R404_A, R404_B, R404_C, C501	CRCW120610K0FKEA	12
RG_OFF_HS_A, RG_OFF_HS_B, RG_OFF_HS_C, RG_OFF_LS_A, RG_OFF_LS_B, RG_OFF_LS_C, RG_ON_HS_A, RG_ON_HS_B, RG_ON_HS_C, RG_ON_LS_A, RG_ON_LS_B, RG_ON_LS_C	CRG1206F100R	12
U504	ISO224	1
LDO_HS_A, LDO_HS_B, LDO_HS_C, LDO_HS_A, LDO_HS_B, LDO_HS_C	TPS72301	6
U_HS_A, U_HS_B, U_HS_C, U_HS_A, U_HS_B, U_HS_C	UCC21710	6
Q501	SIHB150N60E-GE3	1
R502, Rds	R2M-2512FTK	2
U501, U502	4N35	2
D501	BZG05C10	1
D301	150080GS75000	1
C201, C202, C203, C402_A, C402_B, C402_C, C404_A, C404_B, C404_C, C411_A, C411_B, C411_C, C502, C504, C506	885012207098	15
C401_A, C401_B, C401_C, C403_A, C403_B, C403_C, C503, C505, C507	885012207103	9

## Layer Stack Legend

Material	Layer	Thickness	Dielectric Material	Type	Gerber
	Top Overlay				Legend GTO
	Surface Material	0.01mm	Solder Resist		Solder Mask GTS
	CF-004	0.07mm		Signal GTL	
	TOP				
	Prepreg	0.10mm	PP-006		Dielectric
	Prepreg	0.10mm	PP-006		Dielectric
	Copper	0.07mm		Signal G1	
	GND				
	FR-4	0.90mm			Dielectric
	Copper	0.07mm		Signal G2	
	PWR				
	Prepreg	0.10mm	PP-006		Dielectric
	Prepreg	0.10mm	PP-006		Dielectric
	CF-004	0.07mm		Signal GBL	
	BOT				
	Surface Material	0.01mm	Solder Resist		Solder Mask GBS
	Bottom Overlay				Legend GBO

Total thickness: 1.60mm