IT66121/IT66120 HDMI Tx Register Defintions v1.0

The registers are separated into three register banks:

Reg00 ~ Reg2F are accessible in any register bank.

Reg30~ RegFF are accessible in register bank0

Reg130~ Reg1BF are accessible in register bank1. These are HDMI packet registers.

Register banks are selected using Reg0F[1:0].

When Reg0F[1:0]=00, register bank 0 is active.

When Reg0F[1:0]=01, register bank1 is active.

Be careful to switch to the accurate register bank when you program registers.

The CEC function uses another slave address which is defined in Reg8D[7:0].

Before accessing CEC register, RegGateCRCLK in HDMI Reg0F[3] must be set 0 to enable CEC function.

Note: All reserved registers should not be written to non-default value except those used in the programming guide.

1. Registers in Bank 0

1.1. General Registers

Reg	Register Name	Bit	Definition	Default
00	Vender ID	7:0		0x54
01	Vender ID	7:0		0x49
02	Device ID	7:0		0x12
03	Revision ID	7:4		0x0
03	Device ID	3:0		0x6
	Reserved	7	Reserved for test function.	0
	Reserved	6		0
	RegSoftRefRst	5	Software RCLK reset.	0
04	RegSoftARst	4	Software Audio clock base signal reset.	1
04	REGSoftVRst	3	Software Video clock base signal reset.	1
	REGAudReset	2	Audio FIFO reset.	1
	Reserved	1		0
	REGHDCP_rst	0	HDCP reset.	0
	REG_INTPol	7	0: INT active low	0
		/	1: INT active high	U
	REG_INTIOMode 6	6	1: Open-Drain mode	1
	KEG_INTIOMIOGE	U	0: Push-Pull Mode	1
	RegEnHDMIInt	5	0: Disable HDMI interrupt to IO	1
	Regembermit	5	1: Enable HDMI interrupt to IO	1
	Reserved	4		0
05			00: REFCLK Div2	
03	REGPDREFCNT[1:0]	3:2	01: REFCLK Div4	00
	REGIBREI CIVI[1.0]	3.2	10: REFCLK Div8	00
			Dont set 11	
			Reduce REFCLK frequency	
	REGPDREFCLK	1	1: Reduce	0
			0: Normal	
	RegPDTxCLK	0	1: TxCLK power down	0
			0: TxCLK active	-
06	RInt_AudioOvFlwStus	7	R, Reset by REGAudReset	X
	Reserved	6	R	X
	RDDC_Stus_NoACK	5	R	X

			D. Dogget by	
	Dist DDCEIEGE	4	R, Reset by RDDC_Req=0x9	X
	Rint_DDCFIFOErr	4	REG MastersSel=1	Λ
	Dagamyad	3	REG_iviastersSet=1	X
	Reserved	3		Λ
	Dist DDCDssHore		R, Reset by RDDC_Req=0xF REG_MastersSel=1	X
	RInt_DDCBusHang	2	REG_MasterROM=0	Λ
	Diet DecENStre	1		v
	RInt_RxSENStus RInt_HPDStus	0	R, Reset by REG_RxSENCIr	X
			R, Reset by REG_HPDClr	X
	RInt_Pkt3DStus	7	R, Reset by REG_Pkt3DClr	X
	RInt_VidUnstableStus	6	R, Reset by REG_VidUnStaleClr	X
	RInt_PktACPStus	5	R, Reset by REG_PktACPClr	X
07	RInt_PktNullStus	4	R, Reset by REG_PktNullClr	
	RInt_PktGenStus	3	R, Reset by REG_PktGenCr	X X
	RInt_KSVListChkStus	2	R, Reset by REG_KSVListChkClr	
	RInt_AuthDoneStus	1	R, Reset by REG_AuthenDoneClr	X
	RInt_AuthFailStus	0	R, Reset by REG_AuthFailClr	X
	Reserved	7		X
	Rint_AudCTSStus	6	R , Reset by REG_AudCTSClr	X
	RInt_VSyncStus	5	R, Reset by REG_VsyncClr	X
08	RInt_VidStableStus	4	R, Reset by REG_VidStaleClr	X
	RInt_PktMpgStus	3	R, Reset by REG_PktMpgClr	X
	Reserved	2	R	X
	RInt_PktAudStus	1	R, Reset By REG_PktAudClr	X
	RInt_PktAVIStus	0	R, Reset by REG_PktAVIClr	X
Inte	rrupt Mask Registers			
	REG_AudioOvFlwMask	7		1
	Reserved	6		1
	REG_DDCNoACKMask	5		1
09	REG_DDCFIFOErrMask	4		1
09	Reserved	3		1
	REG_DDCBusHangMask	2		1
	REG_RxSENMask	1		1
	REG_HPDMask	0		1
	REG_PktAVIMask	7		1
	REG_VidUnStableMask	6		1
1	REG_PktACPMask	5]	1
0.4	REG_PktNullMask	4	1: disable this interrupt.	1
0A	REG_PktGenMask	3	0: Enable this interrupt	1
	REG_KSVListChkMask	2	1	1
	REG_AuthDoneMask	1	1	1
	REG_AuthFailMask	0	1	1
		7	1	1
	REG_Pkt3DMask	6	1	1
	REG_AudCTSMask	5	1	1
	REG_VsyncMask	4	1	1
0B	REG_VidStableMask	3	1	1
	REG_PktMpgMask	2	1	1
	Reserved	1	1	1
	REG_PktAudMask	0	4	1
Inte	rrupt Clear	<u> </u>	I	
	REG_PktACPClr	7	1: Clear the interrupt	0
	REG_PktNullClr	6	1. Clear the interrupt	0
	REG_PktGenClr	5	-	0
	INTOTI VIOCIICII	J	1	U

	REG KSVListChkClr	4		0
	REG AuthDoneClr	3		0
	REG AuthFailClr	2		0
	REG RxSENClr	1		0
	REG HPDClr	0		0
	REG_VsyncClr	7		0
	REG VidStableClr	6		0
	REG_PktMpgClr	5		0
0.75	Reserved	4		0
0D	REG PktAudClr	3	1: Clear the interrupt	0
	REG_PktAVIClr	2		0
	REG_Pkt3DClr	1		0
	REGVidUnstableClr	0		0
Syst	em Status			
	RInt_FSMON	7	R. 1: Interrupt is active.	
	RHPDetect	6	R. Hot Plug Detect:	
	KIII Detect	U	1: plug on. 0: plug off	
	RxSENDetect	5	R	
			R. Video input status:	
0E	TxVidStable	4	1: stable video input.	
			0: unstable video input.	
	RegCTSIntStep[1:0]	3:2	R/W	11
	Reg_AudCTSClr	1	Clear AduCTS interrupt	0
	Reg_IntActDone_	0	1: Make interrupt clear active.	0
	Reg_intrictDone_	Ĭ	0: Disable interrupt clear action	O .
		7		
	RegGateRCLK	6	1: power down RCLK(for I2C)	0
	RegGateIACLK	5	1: power down IACLK (for audio fifo)	0
0F	RegGateTxCLK	4	1: power down Txclk (for CSC)	0
	RegGateCRCLK	3	1: power down CRCLK (for CEC)	1
		2		
	RegBankSel	1:0	00: Bank 0, reg00h~ regffh	0
		1.0	01: Bank 1, reg130h ~ reg1ffh	

1.2. System DDC Control Registers

Reg	Register Name		Definition	Default
- 6	REGGenCLKPulse[3:0]	7:4		0x9
	REGSoftDDC	3		0
	REGSoftDDCSCL	2		1
	REGSoftDDCSDA	1		1
10	REGIGIEDECEDIT	-	Switch HDCP controller or PC host to command the	1
			DDC port	
	Reg_MasterSel	0	0: HDCP	0
			1: PC	
			PC DDC request slave address:	
			0x74 when access Rx HDCP	
11	RDDC_Header[7:0]	7:0	0xA0 when access Rx EDID	
			0xA0/0xA2 when access EEPROM	
12	RDDC_ReqOffSet[7:0]	7:0	Register address	
13	RDDC_ReqByte[7:0]	_	Register address Register R/W byte number	
14	RDDC_Segment[7:0]	_	EDID segment	
14	DDC_SDA	7.0	R. DDC SDA pin status	
		6	-	
	DDC_SCL		R. DDC SCL pin status	
		5		<u> </u>
			DC DDC	
			PC DDC request command	
			0x0: Sequential Burst Read	
15			0x2: Link check read	
			0x3: EDID read	
	RDDC_Req[3:0]	3.()	0x4: AKSV write	
	_ 1t J	3:0 0: 0: 0: 0: 0: 0: 0:	0x5: Ainfo write	
			0x6: An write	
			0x9: DDC FIFO clear	
			0xA: GenerateSCL clock pulse	
		-	0xF: Abort DDC command.	
		7	Read Only.	
			RDDC_Stus_Done	
			0: DDC is not complete	
			1: DDC transfer is complete	
			RDDC_Active	
		5	RDDC_Stus_NoACK	
16	RDDC_Status[7:0]	1	1: DDC has something error RDDC Stus WaitBus	
		4		
		2	1: DDC has something error	
		3	RDDC_Stus_ArbiLose	
		2	1: DDC has something error	
			RDDC_FIFOFull	
			RDDC_FIFOEmpty	
		0	TxFIFO status VRValid	
			R.	
17	RDDC_ReadFIFO	7:0	Read DDC FIFO content.	
			There are 32 DDC FIFO, which can read back from	
10		7.0	the byte. See Fig. 1	1
18	DEC HDODY 1	7:0		0.74
19	REG_HDCPHeader	7:0		0x74
lΑ		7:0		
lΒ		7:6		0
	REG_BusHoldT[5:0]	_	DDC Bus start/stop setup/hold time requirement	0x03
lC		7:2		<u> </u>
. •	ROM_Stus[1:0]	1	Read-Only.	

		1	TxFIFO status :over read	
		0	TxFIFO status :over write	
1D	Reserved for IT6261			
1E	Reserved for IT6261			

1.3. HDCP Registers

Reg	Register Name	Bit	Definition	Default
	RAuthen_CS	7:1	R. Authentication FSM current state	
	_		Write this bit 1 to enable Cipher Hardware	
lF			generating a random number.	
Г	Reg_AnGen	0	Write 0 to stop the Cipher Hardware.	0
			The generated Random number can be read back	
			from register 30~37	
	Reserved	7		0
	December	6		
	Reserved Reserved	5		0
	Reserved	J		U
20	ikeserved	4		
	Reserved	3		1
	REGHDCPSyncDet	2	Enable HDCP 1.2 SyncDetect	0
	REGAEnable1p1Feature	1	Enable HDMI Tx HDCP1.1 Feature	0
	REGCPDesired	0	Write 1 to enable HDCP	0
21		7:1		
	Rauthen_Fire	7:0	Write 1 to stare HDCP authentication process	X
		7:2		ļ
22	REGList_Fail	1	Write this bit when process KSVList Check interrupt	0
22	_	+	Routine. Write 1 when KSV FIFO list check fail.	
	REGList_Done	0	Write this bit when process KSVList Check interrupt	0
		+	routine. Write 1 when KSV FIFO list check pass When RegEnSiPROM=0:	
23~	AKSV[39:0]	7:0	Reg23~Reg27 are Read Only registers for	XX
27	(NS) * [55.0]	7.0	AKSV[39:0]	7171
28~	An	63:0	Random number used at HDCP Authentication.	XX
2F			When RegEnSiPROM=0:	
			Reg28~2F are Read Only registers for	
80~	VgenAn	63:0	VgenAn[63:0]	XX
37	v genian	03:0	These 8 bytes are generated random number.	$\Lambda\Lambda$
			To generate random number, see Reg1F[0].	
38/				
39	Ari	15:0	Read only	XX
	Apj	7:0	Read only.	XX
BB	BKSV[39:0]	39:0	When RegEnSiPROM=0:	XX
3F		7.0	Reg3B~3F are Read Only registers for BKSV[39:0]	X7X7
	BRi[7:0]	7:0	Read only.	XX
1 <u>1</u> 12	BRi[15:8] BPj[7:0]	7:0 7:0	Read only. Read only.	XX XX
+4	DFJ[7.0]	7.0	HDMI_Reserved	X
		6	HDCP Repeater capability.	X
		5	KSV FIFO ready.	X
			FAST.	
		4	1: the device supports 400KHz transfers.	X
10	D [7.0]	3	reserved. must be zero.	X
13	Bcaps[7:0]	2	reserved. must be zero.	X
			1: HDCP 1.1 Features. Support HDCP Enhanced	
		1	encryption status signaling (EESS), Advance Cipher,	X
			and Enhanced Link Verification options.	
		0	1: Fast reauthenticagtion.	X
		U	When set to 1, the receiver is capable of receiving	1

	1	1		1
			(unencrypted) video signal during the session	
			re-authentication. All HDMI-capable receivers shall	
			be capable of performing the fast re-authentication	
			even if this bit is not set. This bit does not change	
			while the HDCP receiver is active.	
		7	MAX_DEVS_EXCEEDED	X
44	Bstatus[7:0]		1: more than 127 downstream devices or KSV fifo.	2.
-	Dstatus[7.0]	6:0	DEVICE_COUNT	X
		0.0	Total number of attached downstream string devices.	Λ
		7	reserved 0.	X
		6	reserved 0.	X
		5	Reserved for future possible HDMI used.	X
			HDMI_Mode	
		4	1: HDMI mode.	X
5	Bstatus[15:8]		0: DVI mode.	
			MAX_CASCADE_EXCEEDED	
		2	Topology error indicator.	37
		3	1: more than seven levels of video repeater have	X
			been cascaded together.	
		2:0	Three-bit repeater cascade depth.	X
	RAuthenticated	7	Read Only	X
		6	Read Only. DDC HANG Timeout	_
		5	Read Only. Sync Detect Fail	L
	RAuthFailStatus	1		-
6		2	Read Only. Pj Link Integrity Check Fail	-
		3	Read Only. Ri Link Integrity Check Fail	-
		2	Read Only. R0 Link Integrity Check Fail	-
		1	Read Only. Invalid BKSV	-
		0	Read Only. DDC NACK Timeout	-
7	REGTimeLoMax[7:0]	7:0	Timer Reference.	0x00
8	REGTimeLoMax[15:8]	7:0	Timer Reference.	0x4A
			Ri/Pj Read Timer Reference switch	
			(only when REGHDCPSyncDet=1)	
	REGTimeBaseSel	7:6	00: REGTimeLowMax	0x0
	REGIIIIebasesei	7.0	01: REGTimeLowMax/32	UXU
19			10: REGTimeLowMax/64	
			11: REGTimeLoxMax/128;	
	REGI2CnakMax[1:0]	5:4	Timer Reference.	0x2
		3:2		
	REGTimeLoMax[17:16]	1:0	Timer Reference.	0x2
A	REGTimeRetryAuthen[7:0]	7:0	Timer Reference.	0xC8
		7		
	Reserved	6		0
В	REGHDCPTest[1:0]	5:4	For test only (WP)	01
	Reserved	3:0	i or cost only (111)	0x3
·C	Reserved	7:0		0x3
D	Reserved	7:0		0x2A 0xA5
ע	INCSELVEU			UXAJ
г	D I	7:2		1
E	Reserved	1		
_		0		<u> </u>
F		7:4		
	REGEnHDCPAutoMute	3	Auto-AVMute before HDCP authentication done	1
	TESEMIDEI Automute	3	0: Disable, 1: Enable	1
		[HDCP 1.2 Sync. detection fail to trigger	
	REGEnSyncDet2FailInt	2	authentication fail interrupt	0

			Ri/Pj check pass to trigger authentication done	
	REGEnRiChk2DoneInt	1	interrupt	1
			0: Disable, 1: Enable	
			HW automatically fire authentication when	
	REGEnAutoReAuthen	0	authentication fail.	1
			0: Disable, 1: Enable	
		7:4		
50	REGPrevRiSel	3	See RegPrevRi registers reg56, reg57	0
	SHASel[2:0]	2:0	See SHA_Rd_ByteX registers below	
			V0h[7:0] when SHASel=000	
			V1h[7:0] when SHASel=001	
- 1		7.0	V2h[7:0] when SHASel=010	
51	SHA_Rd_Byte1[7:0]	7:0	V3h[7:0] when SHASel=011	
			V4h[7:0] when SHASel=100	
			Mi [7:0] when SHASel=101	
			V0h[15:8] when SHASel=000	
			V1h[15:8] when SHASel=001	
50	CHA D4 D-4-2[7.0]	7.0	V2h[15:8] when SHASel=010	
52	SHA_Rd_Byte2[7:0]	7:0	V3h[15:8] when SHASel=011	
			V4h[15:8]when SHASel=100	
			Mi[15:8] when SHASel=101	
			V0h[23:16] when SHASel=000	
			V1h[23:16] when SHASel=001	
53	SHA_Rd_Byte3[7:0]	7:0	V2h[23:16] when SHASel=010	
55	SIIA_Ku_Dyte5[7.0]	7.0	V3h[23:16] when SHASel=011	
			V4h[23:16] when SHASel=100	
			Mi[23:16] when SHASel=101	
			V0h[31:124] when SHASel=000	
			V1h[31:24] when SHASel=001	
54	SHA_Rd_Byte4[7:0]	7:0	V2h[31:24] when SHASel=010	
54	STA_Rd_Dytc4[7.0]	7.0	V3h[31:24] when SHASel=011	
			V4h[31:24] when SHASel=100	
			Mi[31:24] when SHASel=101	
			Mi[39:32] when SHASel=000	
55	Aksv_Rd_Byte5[7:0]	7:0	Mi[47:39] when SHASel=001	
55	riksv_rtd_Dytes[7.0]	7.0	Mi[55:48] when SHASel=010	
			Mi[63:56] when SHASel=011	
56	Prev_Ri[7:0]	7:0	Prev_Ari[7:0] when REGPrevRiSel=0	
50	110,_10[,.0]	7.0	Prev_Bri[7:0] when REGPrevRiSel=1	
57	Prev_Ri[15:8]	7:0	Prev_Ari[15:8] when REGPrevRiSel=0	
57	110, 111[13.0]	7.0	Prev_Bri[15:8] when REGPrevRiSel=1	

1.4. Clock Control Registers

1.4.	Clock Control Registers			
Reg	Register Name	Bit	Definition	Default
	REGMCLKSamp	7	1: use external MCLK sampling	0
	REGOSCLKSel	6:5		0
			Auto over-sampling clock	
	REGAutoOSCLK	4	1: auto	1
			0: user defined	
			External MCLK Frequency	
			00: 1x128 Fs	
58	REGMCLKFreq[1:0]	3.2	01: 2x128 Fs	0
50	REGWEEKI req[1.0]	3.2	10: 4x128 Fs	U
			11: 8x128 Fs	
			0: SPDIF CTS count from internal MCLK	
	REGMCLKCTS	1	1: SPDIF CTS count from external MCLK	0
	DEG. DEG. W		Auto IPCLK selection	
	REGAutoIPCLK	0	1: auto	1
			0: user defined	
	REGManualPLLPR	7:6		0
			Enable TxCLK to count REFCLK	
	REGEnTxCnt	5	1 : enable	0
			0 : disable	
59	RegDisLockPR	4		0
	REGVidLatEdge	3	Video Data Latch Edge	0
	D 37 4 103 6		Force Audio Mute when no audio input	
	RegNoAud2Mute	2	0: Disable, 1: Enable	0
	Reserved	1:0		
		1.0	SPDIF decoder function reset	
	REGSPDIFRst	7	0: Normal operation, 1: Reset	0
		6:4	o. Normal operation, 1. Reset	
		0.4	0	
	D A CL IZDIVID	2	0: normal operation	0
	RegACLKPWD	3	1: power-down ACLK/NIACLK/GIACLK	0
			(RegAudioEn[3:0] must be "0000" in power-down)	
5A	RegSCLKPWD	2	0: normal operation	0
			1: power-down SCLK domain	_
			1 : auto power down (depend on	
	RegIACLKAutoPWD	1	REGAudioEn[3:0]),	1
			0 : manual power down (Default value = 1)	
	RegTxCLKAutoPWD	0	1 : auto power down (depend on Reg_CSCSel[1:0]),	1
	Reg 1xCLKAutor wD	U	0 : manual power down (Default value = 1)	1
			Read back RegOSFreqNum[13:0] When	
5B	RegOSFreqNum[13:6]	7:0	RegFixedOSFreq=1	
			Else Read back RefOSFreqCnt[13:0]	
			Read back RegOSFreqNum[13:0] When	
	RegFixedOSFreq	7	RegFixedOSFreq=1	0
5C	6	ľ	Else Read back RefOSFreqCnt[13:0]	
	RegEnhSpdifOS	6		0
	RegOSFreqNum[5:0]	5:0		
5D	Tegosi reqram[5.0]	5.0		
ענ			Ding OSC counter read healt Dead and	
			Ring OSC counter read back. Read only.	
5E	TxCLKCnt[7:0]	7:0	Pixel clock cycle counted during 256 internal	XX
			oscillator clock period.	
		_	Reference register 0x59, D[5]: REGEnTxCnt.	<u> </u>
			Read only. Internal pixel clock PLL Lock.	
5F	IP_LOCK	7	1: PLL lock.	X
			0: PLL fail to lock.	

			Read only. TMDS clock PLL Lock	
	XP_LOCK	6	1: PLL lock.	X
			0: PLL fail to lock.	
	OSFreqLock	5	SPDIF over-sampling lock flag	X
	RefNoAudFlag	4	No Audio Input Interrupt flag	X
	TxCLKCnt[11:8]	3:0	R. Ring OSC counter read back.	X
60	RefAudFreqNum[7:0]	7:0	Read-Only. Audio sampling frequency counter	XX

1.5. AFE Control Registers

Reg	Register Name	Bit	Definition	Default
		7:6		
			Reset signal for HDMI_TX_DRV.	
	REG_DRV_PWD	5	1: all flip-flops in the transmitter are reset while all	0
			other analog parts are powered off.	
			Reset signal for HDMI_TX_DRV.	
51	REG_DRV_RST	4	1: all flip-flops in the transmitter are reset.	1
		3	1. an imp-nops in the transmitter are reset.	
	DEC DDU DDDUDET			0
	REG_DRV_PDRXDET	2		0
	REG_DRV_TERMON	1		0
		0		
			Video frequency band selection	
	REG_XP_GAINBIT	7	0: when output TMDS clock frequency <80MHz	1
			1: when output TMDS clock frequency >80MHz	
			Power down signal for TMDSTXPLL18VA0	
	REG_XP_PWDPLL	6	0: Normal operation	0
	REG_7H _H WEI EE		1: TMDSTXPLL18VA0 is powerdowned	o .
			1: the charge pump current of TMDSTXPLL18VA0	
	REG_XP_ENI	5		0
			is increased.	
			Adjust filter parameters of TMDSTXPLL18VA0	
	REG_XP_ER0	4	0: base filter resistance value (>80MHz)	0
52			1: increased filter resistance value (<80MHz)	
	REG_XP_RESETB		Low-active reset signal for TMDSTXPLL18VA0	
		3	0: TMDSTXPLL18VA0 is reset.	1
			1: Normal operation	
			0: TXPLL current bias is not in powerdown mode.	
			1: TXPLL current bias in powerdown mode, no	
	REG_XP_PWDI	2	current source available for all other blocks such	0
		2		U
			as IPLL.	
			Normally, PWDI should always be set to 0.	
		1		
		0		0
		7		0
- 2	REG_IP_BYPASS	6		0
53	REG DRV ISW	5:3		011
		2:0		000
			Video frequency band selection	000
	REG_IP_GAINBIT	7	0: when PCLKIN<80MHz	1
	KEO_H_GAHADII	'	1: when PCLKIN>80MHz	1
		_	Powerdown signal for TMDSIPLL18VA0	
	REG_IP_PWDPLL	6	0: Normal operation	0
			1: TMDSIPLL18VA0 is powerdowned	
	REG_IP_CKSEL	5:4		01
			Adjust filter parameters of TMDSIPLL18VA0	
54	REG_IP_ER0	3	0: base filter resistance value (>80MHz)	0
			1: increased filter resistance value (<80MHz)	
			Low-active reset signal for TMDSIPLL18VA0	
	REG_IP_RESETB	2	0: TMDSIPLL18VA0 is reset.	1
	KEO_H_KESETD	-		1
	DEC ID ENG		1: Normal operation	0
	REG_IP_ENC	1		0
		1	Adjust filter parameters of TMDSIPLL18VA0	
	REG_IP_EC1	0	0: when PCLKIN>80MHz	0
		1	1: when PCLKIN<80MHz	
55		7		1

	1	- 1,		
		6		
		4:5		
		3:2		
	REG_RING_SLOW	1	1: slow down the frequency of RING_CK	0
	REG_RING_FAST	0	1: speed up the frequency of RING_CK	0
	REG_DRV_HS	7		0
66	Reserved	6		0
00	Reserved	5		0
	Reserved	4:0		00000
	Reserved	7		0
67	Reserved	6		0
		5:0		
	Reserved	7:5		000
	REG_XP_EC1	4	0: when output TMDS clock frequency >80MHz	0
		4	1: when output TMDS clock frequency <80MHz	0
60	REG_XP_DEK	3		0
68	REG_IP_DEK	2		0
		1	0: will not increase filter resistance	0
	REG_IP_ER1	1	1: will increase filter resistance	
	REG_IP_DISVC	0		0
	REG_PAT_RSTB	7	HDMI1.3 TX AFE pattern generator reset (active low)	0
		6		
69	Reserved	5		1
	Reserved	4		1
		3:2		_
	Reserved	1:0		00
6A	REG_XP_TEST[7:0]	7:0		0x00
6B	[]			
~6F				

1.6. Input Data Processing Registers

	Register Name	Bit	Definition	Default
lnpı	ut Data Format Registers			
	Reg_InColMod[1:0]	7:6	00: RGB mode 01: YUV422 mode 10: YUV444 mode	00
	Reg_PCLKDiv2	5	0: IO latch clock = TxCLK 1: IO latch clock = 1/2*TxCLK	0
70	Reg_2x656Clk	4	1: CCIR656 mode(YUV422, 8/12 bit mode) 0: non- CCIR656 mode	0
	Reg_SyncEmb	3	Sync Embedded mode Sync Sep mode	0
	Reg_InDDR	2	1: Input DDR 0: Input SDR	0
	Reg_InClkDly	1:0	Input PCLK delay	00
	RegXPStableTime[1:0]	7:6	XP_Lock stable time 01: 50us, 10:100us, others:75us	00
	RegEnXPLockChk	5	Enable to Check XP_lock for TX fifo reset 0: disable. 1: enable	0
71	RegEnPLLBufRst	4	Enable to reset TX fifo when PLL unlock 0: disable. 1: enable	0
, 1	RegEnFFAutoRst	3	TX fifo auto reset enable 0: disable, 1: enable	1
	Reg_TxIOMod	2	0: 10/12-bit YCbCr422 sequential IO mode 1: 10/12-bit YCbCr422 non-sequential IO mode	0
	Reg_TxFFRst	1	1: Reset TxFIFO	0
		0		0
		7		
		6		
		5		
70		4		
72	D. DEAE	3	1. V.Cl. C. 422 P.T.L. T.100.4 C.	0
	Reg_BTAFmt	2	1: YCbCr422 BTA-T1004 format	0
	Reg_CSCSel[1:0]	1:0	00 : No color space converstion. 10: RGB to YUV 11: YUV to RGB	00
Col	or Space Conversion			
73	Reg_YoffSet	7:0	Y blank level	0x10
74	Reg_CoffSet[7:0]	7:0	C blank level	0x80
75	Reg_RGBOffSet[7:0]	7:0	R/G/B blank level	0x00
76	Reg_Matrix11V[7:0]	7:0		
77		7:5	Color space conversion Matrix	
	Reg_Matrix11V[13:8]	4:0		
78	Reg_Matrix12V[7:0]	7:0		
79		7:6	Color space conversion Matrix	
)	Reg_Matrix12V[13:8]	5:0		
7A	Reg_Matrix13V[7:0]	7:0 7:6	Color space conversion Matrix	
7B	Reg_Matrix13V[13:8]	5:0		
7C	Reg_Matrix21V[7:0]	7:0		
7D		7:6 5:0	Color space conversion Matrix	
7E	Reg_Matrix21V[13:8] Reg_Matrix22V[7:0]	7:0	Color space conversion Matrix	
<u>/E</u> 7F	Nog_Iviau IX 22 v [/ .U]	7:6	Color space conversion manix	
/ Г		7:0		

	Reg_Matrix22V[13:8]	5:0		
80	Reg_Matrix23V[7:0]	7:0		
81		7:6	Color space conversion Matrix	
01	Reg_Matrix23V[13:8]	5:0	•	
82	Reg_Matrix31V[7:0]	7:0		
83		7:6	Color space conversion Matrix	
63	Reg_Matrix31V[13:8]	5:0		
84	Reg_Matrix32V[7:0]	7:0		
85		7:6	Color space conversion Matrix	
65	Reg_Matrix32V[13:8]	5:0		
86	Reg_Matrix33V[7:0]	7:0		
87		7:6	Color space conversion Matrix	
67	Reg_Matrix33V[13:8]	5:0		
88~				
8C				
	RegCECSlvAdr	7:0	PCI2C CEC slave address	0xC8
8E	RegReservedA	7:0		0x00
8F	RegReservedB	7:0		0x00

1.7. Pattern Generation / Sync/ DE Generation Registers

1.7. Reg	Register Name		Definition	Default
Patt	ern Sync/DE Generation Regis	ters		
	Reg_PGHTotal[3:0]	7:4	PG Horizontal Total[3:0] When Reg_PGEn=1 or Reg_DEOnlyIn=1, this is Horizontal Total When Reg_GenSync=1 or Reg_SyncEmb=1 this define the location of the 2 nd Vsync Rise edge at the Horizontal line. Read Value <= Rec_HTotal[3:0] when(RegA8[3]='1') else Reg_PGHTotal[3:0]	00
	RegGenSync	3	1 : Instead of the H/V sync input,. HDMITx will Generate Sync for HDMI output 0:The H/V sync input received are used for HDMI output	0
90	RegVSPol	2	Generated Vertical Sync Polarity when RegGenSync=1 or Reg_PGEn=1 1: active high. 0: active low. Read Value <= Rec_VSPol when(RegA8[3]='1') else Reg_VSPol;	0
	RegHSPol	1	Generated Horizontal Sync Polarity when RegGenSync=1 or Reg_PGEn=1. 1: active high. 0: active low. Read Value <= Rec_HSPol when(RegA8[3]='1') else Reg_HSPol;	0
	Reg_GenDE	0	DE generation Enable 1 : Instead of the DE sync input,. IT6613 will Generate DE for HDMI output 0:The DE input received are used for HDMI output	0
91	Reg_PGHTotal[11:4]	7:0	PG Horizontal Total[11:4] When Reg_PGEn=1 or Reg_DEOnlyIn=1, this is Horizontal Total When Reg_GenSync=1 or Reg_SyncEmb=1 this define the location of the 2 nd Vsync Rise edge at the Horizontal line. Read Value <= Rec_HTotal[11:4] when(RegA8[3]='1') else Reg_PGHTotal[11:4];	XX
92	Reg_PGHDES[7:0]	7:0	When Reg_GenDE=1 or Reg_PGEn=1, this byte is PG Horizontal Display Start; Low Byte. Read Value <= Rec_HDES[7:0] when(RegA8[3]='1') else Reg_PGHDES[7:0]	XX
93	Reg_PGHDEE[7:0]	7:0	When Reg_GenDE=1 or Reg_PGEn=1, this byte is PG Horizontal Display End; Low Byte. Read Value <= Rec_HDEE[7:0] when(RegA8[3]='1') else Reg_PGHDEE[7:0]	XX
0.4	Reg_PGHDEE[11:8]	7:4	When Reg_GenDE=1 or Reg_PGEn=1, this nibble is PG Horizontal Display End; High nibble. Read Value <= Rec_HDEE[11:8] when(RegA8[3]='1') else Reg_PGHDEE[11:8];	X
94	Reg_PGHDES[11:8]	3:0	When Reg_GenDE=1 or Reg_PGEn=1, this nibble is PG Horizontal Display Start; High nibble. Read Value <= Rec_HDES[11:8] when(RegA8[3]='1') else Reg_PGHDES[11:8];	X

				1
			When Reg_GenSync=1 or Reg_PGEn=1 or Reg_SyncEmb=1 or Reg_DEOnlyIn=1, this byte is	
95	Reg_PGHRS[7:0]	7.0	PG Horizontal Sync Start; Low Byte.	XX
93	Reg_FGHRS[7.0]	7.0	Read Value <= Rec_HSW[7:0] when(RegA8[3]='1')	ΛΛ
			else Reg_PGHRS[7:0];	
06	D. DCIDE(7.0)	7.0	When Reg_GenSync=1 or Reg_PGEn=1 or	3/3/
96	Reg_PGHRE[7:0]	7:0	Reg_SyncEmb=1 or Reg_DEOnlyIn=1, this byte is	XX
-			PG Horizontal Sync End; Low Byte.	
	D. D.G.I.D.E.(14.0)		When Reg_GenSync=1 or Reg_PGEn=1 or	
	Reg_PGHRE[11:8]	7:4	Reg_SyncEmb=1 or Reg_DEOnlyIn=1, this nibble	X
			is PG Horizontal Sync End; High nibble.	
97			When Reg_GenSync=1 or Reg_PGEn=1 or	
,			Reg_SyncEmb=1 or Reg_DEOnlyIn=1, this nibble	
	Reg_PGHRS[11:8]	3:0	is PG Horizontal Sync Start; High nibble.	X
			Read Value <= Rec_HSW[11:8]	
			when(RegA8[3]='1') else Reg_PGHRS[11:8];	
			PG Vertical Total.	
			When Reg_PGEn=1 or Reg_DEOnlyIn=1, this is	
98	Reg_PGVTotal[7:0]	7:0	Vertical Total	XX
			Read Value <= Rec_VTotal[7:0]	
			when(RegA8[3]='1') else Reg_PGVTotal[7:0];	
		7:4	, , , , , , , , , , , , , , , , , , , ,	
			When Reg_PGEn=1 or Reg_DEOnlyIn=1, this	
99			nibble is PG Vertical Total; High nibble.	
	Reg_PGVTotal[11:8]	3:0	Read Value <= Rec_VTotal[11:8]	X
			when(RegA8[3]='1') else RegPGVTotal[11:8];	
			When Reg_GenDE=1 or Reg_PGEn=1, this byte is	
		7:0	DC Vertical Display Start: Low Byta	
9A	Reg_PGVDES[7:0]		Read Value <= Rec_VDES[7:0]	XX
			when(RegA8[3]='1') else Reg_PGVDES[7:0];	
			When Reg_GenDE=1 or Reg_PGEn=1, this byte is	
			PG Vertical Display End; Low Byte.	
9B	Reg_PGVDEE[7:0]	7:0	Read Value <= Rec_VDEE[7:0]	XX
			when(RegA8[3]='1') else Reg_PGVDEE[7:0];	
			When Reg_GenDE=1 or Reg_PGEn=1, this nibble is	
	Reg_PGVDEE[11:8]	7:4	PG Vertical Display End; High nibble. Read Value <= Rec_VDEE[11:8]	X
9C			when(RegA8[3]='1') else Reg_PGVDEE[11:8];	
			When Reg_GenDE=1 or Reg_PGEn=1, this nibble is	
	Reg_PGVDES[11:8]	3:0	PG Vertical Display Start; High nibble.	X
			Read Value <= Rec_VDES[11:8]	
			when(RegA8[3]='1') else Reg_PGVDES[11:8];	
			When Reg_GenDE=1 or Reg_PGEn=1, this byte is	
9D	Reg_PGVDES2nd[7:0]	7.0	PG 2 nd Field Vertical Display Start; Low Byte.	XX
	1.05_1 0 (12.02110[/ .0]	, .0	Read Value <= Rec_VDES2nd[7:0]	2 3 2 3
			when(RegA8[3]='1') else Reg_PGVDES2nd[7:0];	
			When Reg_GenDE=1 or Reg_PGEn=1, this byte is	
OE.	Pag PGVDEE2nd[7:0]	7.0	PG 2 nd Field Vertical Display End; Low Byte.	vv
9E	Reg_PGVDEE2nd[7:0]	7:0	Read Value <= Rec_VDEE2nd[7:0]	XX
			when(RegA8[3]='1') else Reg_PGVDEE2nd[7:0];	
			When Reg_GenDE=1 or Reg_PGEn=1, this nibble is	
0.5	B BOWER 1511 07		PG 2 nd Field Vertical Display Start; High nibble.	
9F	Reg_PGVDEE2nd[11:8]	/:4	Read Value <= Rec_VDEE2nd[11:8]	X
		7:0 H	when(RegA8[3]='1') else Reg_PGVDEE2nd[11:8];	
	1		[""" (10g10[3] - 1) cise Reg_1 0 1 DEL2 id[11.0],	

	T			
	Reg_PGVDES2nd[11:8]	3:0	When Reg_GenDE=1 or Reg_PGEn=1, this byte is PG 2 nd Field Vertical Display End; High nibble. Read Value <= Rec_VDES2nd[11:8] when(RegA8[3]='1') else Reg_PGVDES2nd[11:8];	X
A0	Reg_PGVRS[7:0]	7:0	When Reg_GenSync=1 or Reg_PGEn=1 or Reg_SyncEmb=1 or Reg_DEOnlyIn=1, this byte is PG Vertical Sync Start; Low Byte.	XX
A1	Reg_PGVRE[3:0]	7:4	When Reg_GenSync=1 or Reg_PGEn=1 or Reg_SyncEmb=1 or Reg_DEOnlyIn=1, this nibble is PG Vertical Sync Ends; Low nibble. Read Value <= Rec_VSW[3:0] when(RegA8[3]='1') else Reg_PGVRE[3:0];	X
	Reg_PGVRS[11:8]	3:0	When Reg_GenSync=1 or Reg_PGEn=1 or Reg_SyncEmb=1 or Reg_DEOnlyIn=1, this nibble is PG Vertical Sync Start; High nibble.	X
A2	Reg_PGVRS2nd[7:0]	7:0	When Reg_GenSync=1 or Reg_PGEn=1 or Reg_SyncEmb=1 or Reg_DEOnlyIn=1, this byte is PG 2 nd Field Vertical Sync Start; Low Byte. Read Value <= Rec_VRS2nd[7:0] when(RegA8[3]='1') else Reg_PGVRS2nd[7:0];	XX
A3	Reg_PGVRE2nd[3:0]	7:4	When Reg_GenSync=1 or Reg_PGEn=1 or Reg_SyncEmb=1 or Reg_DEOnlyIn=1, this nibble is PG 2 nd Field Vertical Sync Ends; Low nibble. Read Value <= Rec_VSW2nd[3:0] when(RegA8[3]='1') else Reg_PGVRE2nd[3:0];	X
A3	Reg_PGVRS2nd[11:8]	3:0	When Reg_GenSync=1 or Reg_PGEn=1 or Reg_SyncEmb=1 or Reg_DEOnlyIn=1, this nibble is PG 2 nd Field Vertical Sync Start; High nibble. Read Value <= Rec_VRS2nd[11:8] when(RegA8[3]='1') else Reg_PGVRS2nd[11:8];	X
A4	Reg_PGEn2ndVRRise[7:0]	7:0	When Reg_PGEn=1 or Reg_DEOnlyIn=1 and REG_PGInterlaced=1, this define the location of the 2 nd Vsync Rise edge at the Horizontal line. Read Value <= Rec_2ndVRRise[7:0] when(RegA8[3]='1') else Reg_PGEn2ndVRRise[7:0];	xx
	Reg_DEOnlyIn	7:6 5	When Reg_DEOnlyIn=1, don't care input vsync and hsyc	0
A5	Reg_PGInterlaced	4	When Reg_PGEn=1 and REG_PGInterlaced=1, PGEn output interlaced mode Read Value <= Rec_Interlaced when(RegA8[3]='1') else Reg_PGInterlaced;	0
	Reg_PGEn2ndVRRise[11:8]	3:0	When Reg_PGEn=1 or Reg_DEOnlyIn=1 and REG_PGInterlaced=1, this define the location of the 2 nd Vsync Rise edge at the Horizontal line. Read Value <= Rec_2ndVRRise[11:8] when(RegA8[3]='1') else Reg_PGEn2ndVRRise[11:8];	x
A6	Reg_PGVRE2nd[7:4]	7:4	When Reg_GenSync=1 or Reg_PGEn=1, this nibble is PG 2 nd Field Vertical Sync Ends high nibble. Read Value <= Rec_VSW2nd[7:4] when(RegA8[3]='1') else Reg_PGVRE2nd[7:4];	

	Reg_PGVRE[7:4]	3:0	When Reg_GenSync=1 or Reg_PGEn=1, this nibble is PG Vertical Sync Ends high nibble. Read Value <= Rec_VSW[7:4] when(RegA8[3]='1') else Reg_PGVRE[7:4];	
A7			eise Reg_PGVRE[7:4];	
	ern Generator Registers			
1 atti		Τ	Vertical Pattern Mode	
	Reg_PGVMD [1:0]	7:6	00: Gradient Made	00
	Reg_PGHMD[1:0]	5:4	Horizontal Pattern Mode 00: Gradient Mode 01: Inversion Mode 1x: Line Mode	00
A8	Reg_VHTimeRec	3	Video H/V status register read back	0
	Reg_PGVRep2	2	Vertical Repeat 1: value change every 2 pixels 0: value change every pixel	0
	Reg_PGHRep2	1	Horizontal Repeat 1: value change every 2 pixels 0: value change every pixel	0
	Reg_PGEn	0	Enable Pattern Generation Disable Pattern Generation	0
		7		
	Reg_EnPatMux	6	Internal Pattern Mux function 0: Disable, 1: Enable	0
	Reg_PGSelB[1:0]	5:4	B/Cb color select 00: Select pattern generated value. 01: always 0x00 10: always 0x80 11 always 0xFF	
A9	Reg_PGSelG[1:0]	3:2	B/Y color select 00: Select pattern generated value. 01: always 0x00 10: always 0x80 11 always 0xFF	
	Reg_PGSelR[1:0]	1:0	R/Cr color select 00: Select pattern generated value. 01: always 0x00 10: always 0x80 11 always 0xFF	
AA	Reg_PGColR[7:0]	7:0	The initial R/Cr value of pattern generation.	
AB	Reg_PGColG[7:0]	7:0	The initial G/Y value of pattern generation.	
AC	Reg_PGColB[7:0]	7:0	The initial B/Cb value of pattern generation.	
AD	Reg_PGColBlank[7:0]	7:0	Value during blank interval	
\overline{AE}	Reg_PGColBlankY[7:0]	7:0	Value during blank interval.	
AF	Reg_PGCHInc[7:0]	7:0	Horizontal Color Value Increment in Gradient Mode.	
В0	Reg_PGCVInc[7:0]	7:0	Vertical Color Value Increment in Gradient Mode.	
B1		7		
	Reg_PGHRE[12]	6	When Reg_GenSync=1 or Reg_PGEn=1, this bit is PG Horizontal Sync End Bit[12].	X
		5		

			T	
	Reg_PGHRS[12]	4	When Reg_GenSync=1 or Reg_PGEn=1, this bit is PG Horizontal Sync Start Bit[12]. Read Value <= Rec_HSW[12] when(RegA8[3]='1') else Reg_PGHRS[12];	X
		3	<u> </u>	
		3	When Dee CompE 1 on Dee DCE: 1 this hit is	
	Reg_PGHDEE[12]	2	When Reg_GenDE=1 or Reg_PGEn=1, this bit is PG Horizontal Display End Bit[12]. Read Value <= Rec_HDEE[12] when(RegA8[3]='1') else Reg_PGHDEE[12];	X
		1		
	Reg_PGHDES[12]	0	When Reg_GenDE=1 or Reg_PGEn=1, this bit is PG Horizontal Display Start Bit[12]. Read Value <= Rec_HDES[12] when(RegA8[3]='1') else Reg_PGHDES[12];	X
		7:4		
		3		
B2	Reg_PGEn2ndVRRise[12]	2	When Reg_PGEn=1 and REG_PGInterlaced=1, this define the location of the 2 nd Vsync Rise edge at the Horizontal line. Read Value <= Rec_2ndVRRise[12] when(RegA8[3]='1') else Reg_PGEn2ndVRRise[12];	X
		1		
	Reg_PGHTotal[12]	0	PG Horizontal Total[12] When Reg_PGEn=1, this is Horizontal Total Bit[12] When Reg_GenSync=1 this define the location of the 2 nd Vsync Rise edge at the Horizontal line. Read Value <= Rec_HTotal[12] when(RegA8[3]='1') else Reg_PGHTotal[12];	X
В3				
~				
BE				
		7:4		
	Reg_PackSwap	3	1: R/B or Cr/Cb swap after data packing	0
BF	Reg_LMSwap	2	1: video channel MSB/LSB swap	0
	Reg_YCSwap	1	1: input Y/C component swap enable	0
	Reg_RBSwap	0	1: input R/B component swap enable	0

1.8. HDMI Control Registers

Reg	Register Name	Bit	Definition	Default
		7:1		
a o			Set TX Mode	
C0	REGHDMIMode	0	0: DVI mode	0
			1: HDMI mode	
	VAVMuteSts	7	Read Only. AVMute status	_
	111111111111111111111111111111111111111	6:2	Tread Only 11 1 1 1 and 5 and 5	
		0.2	1: Set blue screen output when AVMute=1	
C1	REGBlueScrMute	1	0: Set black screen output when AVMute=1	0
			Set AVMute	
	REGAVMute	0	0: not AVMute	1
	REG/17 Mate		1: AVMute	1
	Reserved	7	Reserved for 6623	
C2	RegEnVidBlack	6	Enable video black source	0
C2	Reserved	5:0	Eliable video black source	U
	Reserved	7:5		
	Reserved	7.3	OESS analas mariad	
C2			OESS cycles period.	
C3	REGOESSCycle[4:0]	4:0	The keep_out clock cycle in DVI mode.	0x08
			For definition of keep_out, please reference	
		7.1	HDCP1.3a specification Appendix D.	
C4		7:1		
	Reserved	0		0
	Reserved	7:6		
	RegEnhAudCts	5		0
	RegEnAudOff	4		0
	Reserved	3		0
C5	Reserved	2		1
			Audio CTS selection	
	REGPktAudNCTSSel	1	0: hardware auto count	0
			1: user defined	
	Reserved	0		0
		7:2		
			Repeat General Control packet	
	REGPktGenCtrlRpt	1	0: send once	0
C6	1		1: one for each field	
			Enable General Control packet	
	REGPktGenCtrlEn	0	0 : disable	0
			1: enable	
C7				
~				
C8				
-		7:2		
		1	Repeat Null packet	
	REGPktNullRpt	1	0: send once	0
		1	1: one for each field	
C9			Enable Null packet	
			0: disable	
	REGPktNullEn	0	1: enable	0
			(mutual exclusive with ACP/ISRC1/ISRC2 packet)	
CA		7:2	maradi energite with rier/ibite1/ibite2 packet)	
CA		1.2	Repeat ACP packet	
	REGPktACPRpt	1	0: send once	0
	KEOF KIACT KPI	1	1: one for each field	
	1		1. One for each field	

	REGPktACPEn	0	Enable ACP packet 0: disable 1: enable	0
			(mutual exclusive with Null/ISRC1/ISRC2 packet)	
СВ				
~ CC				
CC		7.0		
		7:2	Repeat AVI InfoFrame packet	
	REGPktAVIInfoRpt	1	0: send once	0
CD	REGERIAVIIIIORPI	1	1: one for each field	U
CD			Enable AVI InfoFrame packet	
	REGPktAVIInfoEn	0	0: disable	0
	TEGI KU IV IIII OEII		1: enable	
		7:2	T. Chaole	
		7.2	Repeat Audio InfoFrame packet	+
	REGPktAudInfoRpt	1	0: send once	0
CE			1: one for each field	1
			Enable Audio InfoFrame packet	
	REGPktAudInfoEn	0	0: disable	0
			1: enable	
CF				
		7:2		
			Repeat MPEG InfoFrame packet	
	REGPktMpgInfoRpt	1	0: send once	0
D0			1: one for each field	
			Enable MPEG InfoFrame packet	
	REGPktMpgInfoEn	0	0: disable	0
			1: enable	
			Video parameter change status (read only)	
	RefVidParaChgSts[3:0]	7:4		0x-
			0x0: no change	
D1		3		0
		2		1
		1		0
		0		0
		7:2		1
			Repeat 3D InfoFrame packet	1
	REGPkt3DinfoRpt	1	0: send once	0
D2			1: one for each field	
			Enable 3D InfoFrame packet	
	REGPk3DinfoEn	0	0: disable	0
			1: enable	1
D3				1
~ D(1
D6	DagEnDCL VC	7	1 Each la DCL V. sauntan	
D7	RegEnPCLKCnt	7	1 Enable PCLK counter	0
ש/	RegPreDivSel[2:0]		Extra PCLK division counter	000 V
Do	RPCLKCnt[11:8]	3:0	Read-Only. PCLK frequency counter	X
אח	RPCLKCnt[7:0]	7:0	<u> </u>	XX

1.9. Audio Channel Regisers

Reg	Register Name	Bit	Definition	Default
			00: 16 bits	
	DEC 4 :: 45WH [1.0]	7:6	01: 18 bits	11
	REGAudSWL[1:0]	7:0	10: 20 bits	11
			11: 24 bits	
			Time period length to identify whether SPDI input is	
			locked.	
	REGSPDIFTC	5	1: long period	0
			0: shorter period	
E0			0: I2S	
	REGAudSel	4	1: SPDIF	0
			Enable Audio Source	
			[0] for audio source 0	
	DEGA 11 E	2.0	[1] for audio source 1	
	REGAudioEn	3:0	[2] for audio source 2	0
			[3] for audio source 3	
			0: disable	
			1: enable	
		7		
			Enable audio full packet mode	
	REGAudFullPkt	6	0: not full packet mode	1
			1: full packet mode	
	DEG. IV.E.	_	0: use rising edge to sample WS and I2S	
	REGAudLatEdge	5	1: use falling edge to sample WS and I2S	0
			REGAudFmt[0]	
			0: Standard I2S	
			1: 32-bit I2S	
			REGAudFmt[1]	
E1			0: Left-justified	
			1: Right-justified	
	REGAudFmt[4:0]	1.0	REGAudFmt[2]	0.01
	REGAUGFMt[4:0]	4:0	0: Data delay 1T correspond to WS	0x01
			1: No data delay correspond to WS	
			REGAudFmt[3]	
			0: WS=0 is left channel	
			1: WS=0 is right channel	
			REGAudFmt[4]	
			0: MSB shift first	
			1: LSB shift first	
			Audio FIFO 3 source selection	
			00: from audio source 0	
E2	REGFifo3Sel	7:6	01: from audio source 1	E4
			10: from audio source 2	
			11: from audio source 3	
			Audio FIFO 2 source selection	1
			00: from audio source 0	
	REGFifo2Sel	5:4	01: from audio source 1	
			10: from audio source 2	
			11: from audio source 3	
			Audio FIFO 1 source selection	}
			00: from audio source 0	
	DECE:fo1So1	2.2		
	REGFifo1Sel	5:2	01: from audio source 1	
			10: from audio source 2	
			11: from audio source 3	

			Audio FIFO 0 source selection	
			00: from audio source 0	
	REGFifo0Sel	1.0	01: from audio source 1	
	REGI HOOSEI	1.0	10: from audio source 2	
			11: from audio source 3	
			Read only.	
	REGAudMulCh	7	Depends on REGAudioEn	
			Enable zero CTS value	
	REGPktZeroCTS	6	0: disable	0
	REGERIZEIOCIS	O	1: enable	U
		-		-
	DECC! G.G. 1	4	Channel status selction	
	REGChStSel	4	0: from user defined	0
			1: from SPDIF interface	
			Audio source 3 R/L swap	
Ε3	REGS3RLChg	3	0: not swap R/L channel	0
			1: swap R/L channel	
			Audio source 2 R/L swap	
	REGS2RLChg	2	0: not swap R/L channel	0
			1: swap R/L channel	
			Audio source 1 R/L swap	
	REGS1RLChg	1	0: not swap R/L channel	0
			1: swap R/L channel	
			Audio source 0 R/L swap	
	REGS0RLChg (0	0: not swap R/L channel	0
			1: swap R/L channel	
			User defined audio flat bit	
			[0] for source 0	
	REGAudSPxFlat[3:0]	7:4	[1] for source 1	0x0
		,	[2] for source 2	3710
			[3] for source 3	
<u>E4</u>			Auto audio error to flat setting	
	REGAudErr2Flat	3	0: disable	0
	REGAUGEITZI Iat]	1: enable	U
	Dog And Mut 2 Elet	2	1. Chaoic	0
	RegAudMut2Flat	1		0
	RegEnASCLKDiv4	1		
	RegEnASCLKDiv2	0		0
	RegForceASCLKDiv	7		0
		6:5		
E5	SpdifCompFit	4	Read Only.	X
10	RegAudHBR	3	0: Low Bit Rate	0
	RegAuditbR	3	1: High Bit Rate	U
		2:0		
		7:6		
	RegPCLKSMT	5	PCLK schmitt trigger option	0
		4		0
1.	RegSPDIFSMT	3	SPDIF schmitt trigger option	0
6	RegMCLKSMT	2	MCLK schmitt trigger option	0
	RegSCKSMT	1	SCK schmitt trigger option	0
		1	Read-Only. Same as RegE7[4] for software	0
	RECAudChStNLPCM	0	· · · · · · · · · · · · · · · · · · ·	X
77		7 -	compatibility	-
27	D.A. ID. T. X.	7:6	DA ID E L. D. III	****
	RAudDecErrInt	5	RAudDecErrInt Read back	W1C
	RECAudChStNLPCM	4	Read-Only. Audio Channel Status assigned in SPDIF	X
		1	input	1

	ARECAudChStFs	3:0	Read-Only. Audio Channel Status assigned in SPDIF	X
	Reserved	7	input	0
	Reserved	6		0
	Reserved	5		U
E8	RegEnExtInt	4	Enable extended interrupt to trigger INT event 0: Disable, 1: Enable	0
		3		
		2		
	RegDDCSMT	1	DDCSCL/DDCSDA Schmitt trigger option	0
	RegCMDSMT	0	PCSCL/PCSDA Schmitt trigger option	0
E9~				
EB				
		7		1
		6	Mask video parameter change interrupt	1
		5	Mask HDCP Pj check done interrupt	1
EC	RegExtIntMask[7:0]	4	Mask HDCP Ri check done interrupt	1
EC		3	Mask DDC bus hang interrupt	1
		2	Mask video input FIFO auto-reset interrupt	1
		1	Mask no audio input interrupt	1
		0	Mask audio decode error interrupt	1
ED	Reserved for ExtIntMask			
		7		-
		6	Video parameter change interrupt (W1C)	-
		5	HDCP Pj check done interrupt (W1C)	-
EE	D - F - (I - (C) - [7,0]	4	HDCP Ri check done interrupt (W1C)	-
EE	RegExtIntSts[7:0]	3	DDC bus hang interrupt (W1C)	-
		2	Video input FIFO auto-reset interrupt (W1C)	-
		1	No audio input interrupt (W1C)	-
		0	Audio decode error interrupt (W1C)	-
EF	Reserved for ExtIntSts			
		7:3		
F0	RefCECIntSts	2	Read Only. CEC interrupt status	
ΓU	RefExtIntSts	1	Read Only. Extended HDMI interrupt status	-
	RefOriIntSts	0	Read Only. Original HDMI interrupt status	_
F0~ F2				
F0~ F2	KeiOriiniSis	U	Read Only. Original HDMI interrupt status	-

1.10. Test Registers

Rx '	Rx Test Registers						
Reg	Register Name	Bit	Definition	Default			
		7:6		00			
	REGDDCDrv[1:0]	5:4		01			
F3	REGPCDrv[1:0]	3:2		10			
	Reserved	1		0			
	Reserved	0		0			
	Reserved	7		0			
F4	Reserved	6:4		0			
Г4	Reserved	3:2					
	Reserved	1:0		0			
F5							
~							
F7							
F8	Reserved	7:0	·	0			

2. Registers in Bank 1

2. 1 Packet Content Registers

	'S Packet			
		Bit	Definition	Default
Reg	Name	_	Definition	Default
130	REGPktAudCTS[7:0]	7:0		
131	REGPktAudCTS[15:8]	7:0		
132		7:4		
	REGPktAudCTS[19:16]	3:0		
133	REGPktAudN[7:0]	7:0		0x80
134	REGPktAudN[15:8]	7:0		0x18
135	REGPktAudN[19:16]	3:0		0x0
133	REGPktAudCTSCnt[3:0]	7:4	Read Only, auto-calculated CTS value.	-
136	REGPktAudCTSCnt[11:4]	7:0	Read Only, auto-calculated CTS value.	
137	REGPktAudCTSCnt[19:12]	7:0	CTS value of Audio Clock Regeneration Packet	
Null I	Packet		·	
138	REGPktNull0Hdr[7:0]	7:0		
139	REGPktNull1Hdr[7:0]	7:0		
13A	REGPktNull2Hdr[7:0]	7:0		
13B	REGPktNull00PB[7:0]	7:0		
13C~			Null Packet Byte01~	
155	REGPktNull26PB[7:0]	7:0	Null Packet Byte26	
156	REGPktNull27PB[7:0]	7:0	1 tun 1 deket Byte26	
157	REGI KUMIZ/I B[7.0]	7.0		
	Packet			
AVII	REGPktAVIInfo01PB7	7	Reserved	0
	REGI KIAVIIII10011 B7	/	RGB or YCbCr Indicator	U
		C.5		
	DECDIA AVIII. f. V[1.0]		00: RGB	00
	REGPktAVIInfoY[1:0]	0:3	01: YUV422	00
			10: YUV444	
			11: Reserved	
	DECDL AVIII. C. A		Active Format Information Preset	0
	REGPktAVIInfoA		0: No Data	0
150			1: Active Format Information valid	
158			Bar Information	
	DECDI ANTI C DII O	2 2	00: Bar Data not valid	00
	REGPktAVIInfoB[1:0]	3:2	01: Vertical Bar Info valid	00
			10: Horizontal Bar Info valid	
			11: Vertical and Horizontal Bar Info valid	
			Scan Information	
			00: No Data	
	REGPktAVIInfoS[1:0]	1:0	01: Composed for Overscanned display	00
			10: Composed for Underscanned display	
			11: Reserved	
			Colorimetry	
			00: No Data	
159	REGPktAVIInfoC[1:0]	7:6	01: SMPTE170M/ITU601	00
137	REGIRATION [1.0]	7.0	10: ITU709	00
			11: Extended colorimetry information valid(See	
			REGPktAVIInfoEC[2:0])	

		T	Picture Aspect Ratio		
			00: No Data		
	DECDict AVIInfoM[1:0]	5.1	01: 4:3	00	
	REGPktAVIInfoM[1:0]	3:4		00	
			10: 16:9		
		+	11: Reserved Active Format Aspect Ratio		
			1000: Same as picture aspect ratio		
			1000: Same as picture aspect ratio		
	REGPktAVIInfoR[3:0]	3:0	1010: 4:3	1000	
			1010: 16:9		
			Other values : Reserved		
		-	IT Content		
Ì	REGPktAVIInfoITC	7	0: No Data	0	
	REGPRIAVIIIIOTIC	/	1: IT Content	0	
1		1	Extended Colorimetry	+	
Ì			000: xvYCC601		
	REGPktAVIInfoEC[2:0]	6:4	000: xv1CC001 001: xvYCC709	000	
Ì			Other value: Reserved		
		+	RGB Quantization Range		
			00: Default, depends on video format		
15A	REGPktAVIInfoQ[1:0]	3.2	01: Limited Range	00	
	REGI KIAVIIIIOQ[1.0]	3.2	10: Full Range	00	
			11: Reserved		
		+	Non-Uniform Picture Scaling		
			00: No non-uniform scaling		
			01: Picture has been scaled horizontally		
	REGPktAVIInfoSC[1:0]	1:0	10: Picture has been scaled norizontally	00	
			11: Picture has been scaled horizontally and		
			vertically		
	REGPktAVIInfo04PB7	7	Reserved	0	
		†	Video Identification Code.		
15B	REGPktAVIInfoVIC[6:0]	6:0	Please reference CEA-861-D Table13 for detailed	000000	
	TEE OF THE TYTIME (TO LOVE)		information.	0	
	REGPktAVIInfoYQ[1:0]	7:6	YCC Quantization Range	00	
	REGPktAVIInfoCN[1:0]		Content Type	00	
15C			Pixel Repetition Factor		
	REGPktAVIInfoPR[3:0]		Please reference CEA-861-D Table 12 for detailed	0000	
			information.		
15D	REGPktAVIInfoSUM[7:0]	7:0	Check Sum of the AVI Information	XX	
15E	REGPktAVIInfo06PB[7:0]		AVI InfoFrame Packet Byte6	XX	
15F	REGPktAVIInfo07PB[7:0]	_	AVI InfoFrame Packet Byte7	XX	
160	REGPktAVIInfo08PB[7:0]	_	AVI InfoFrame Packet Byte8	XX	
161	REGPktAVIInfo09PB[7:0]		AVI InfoFrame Packet Byte9	XX	
	REGPktAVIInfo10PB[7:0]		AVI InfoFrame Packet Byte10	XX	
102	INLOI KIAVIIIIIOIOI DI 7.07	7.0			
		_	·	XX	
163	REGPktAVIInfo11PB[7:0]	7:0	AVI InfoFrame Packet Byte11		
163 164	REGPktAVIInfo11PB[7:0] REGPktAVIInfo12PB[7:0]	7:0 7:0	AVI InfoFrame Packet Byte11 AVI InfoFrame Packet Byte12	XX	
163 164 165	REGPktAVIInfo11PB[7:0] REGPktAVIInfo12PB[7:0] REGPktAVIInfo13PB[7:0]	7:0 7:0 7:0	AVI InfoFrame Packet Byte11 AVI InfoFrame Packet Byte12 AVI InfoFrame Packet Byte13	XX XX	
163 164 165 166	REGPktAVIInfo11PB[7:0] REGPktAVIInfo12PB[7:0] REGPktAVIInfo13PB[7:0] REGPktACP00HB[7:0]	7:0 7:0 7:0 7:0	AVI InfoFrame Packet Byte11 AVI InfoFrame Packet Byte12 AVI InfoFrame Packet Byte13 ACP Header Byte0	XX XX XX	
163 164 165 166 167	REGPktAVIInfo11PB[7:0] REGPktAVIInfo12PB[7:0] REGPktAVIInfo13PB[7:0] REGPktACP00HB[7:0] REGPktACP02HB[7:0]	7:0 7:0 7:0 7:0	AVI InfoFrame Packet Byte11 AVI InfoFrame Packet Byte12 AVI InfoFrame Packet Byte13	XX XX	
163 164 165 166 167	REGPktAVIInfo11PB[7:0] REGPktAVIInfo12PB[7:0] REGPktAVIInfo13PB[7:0] REGPktACP00HB[7:0] REGPktACP02HB[7:0] D InfoFrame Packet	7:0 7:0 7:0 7:0 7:0	AVI InfoFrame Packet Byte11 AVI InfoFrame Packet Byte12 AVI InfoFrame Packet Byte13 ACP Header Byte0 ACP Header Byte2	XX XX XX XX	
162 163 164 165 166 167 Audio	REGPktAVIInfo11PB[7:0] REGPktAVIInfo12PB[7:0] REGPktAVIInfo13PB[7:0] REGPktACP00HB[7:0] REGPktACP02HB[7:0] DInfoFrame Packet REGPktAudInfoCT[3:0]	7:0 7:0 7:0 7:0 7:0 7:0	AVI InfoFrame Packet Byte11 AVI InfoFrame Packet Byte12 AVI InfoFrame Packet Byte13 ACP Header Byte0 ACP Header Byte2 Coding Type. Always 0000	XX XX XX XX 0000	
163 164 165 166 167 Audio	REGPktAVIInfo11PB[7:0] REGPktAVIInfo12PB[7:0] REGPktAVIInfo13PB[7:0] REGPktACP00HB[7:0] REGPktACP02HB[7:0] D InfoFrame Packet	7:0 7:0 7:0 7:0 7:0	AVI InfoFrame Packet Byte11 AVI InfoFrame Packet Byte12 AVI InfoFrame Packet Byte13 ACP Header Byte0 ACP Header Byte2 Coding Type. Always 0000 Reserved	XX XX XX XX	
163 164 165 166 167	REGPktAVIInfo11PB[7:0] REGPktAVIInfo12PB[7:0] REGPktAVIInfo13PB[7:0] REGPktACP00HB[7:0] REGPktACP02HB[7:0] DInfoFrame Packet REGPktAudInfoCT[3:0]	7:0 7:0 7:0 7:0 7:0 7:4 3	AVI InfoFrame Packet Byte11 AVI InfoFrame Packet Byte12 AVI InfoFrame Packet Byte13 ACP Header Byte0 ACP Header Byte2 Coding Type. Always 0000	XX XX XX XX 0000	

		1	010 2 1 1	1
			010: 3 channel	
			011: 4 channel	
			100: 5 channel	
			101: 6 channel	
			110: 7 channel	
			111: 8 channel	
	REGPktAudInfo02PBRsvd	7:5	Reserved	000
			Audio Sampling Frequency	
			000: Refer to stream header	
			001: 32KHz	
169			010: 44.1KHz	
10)	REGPktAudInfoSF[2:0]	4:2	011: 48KHz	00
			100: 88.2KHz	
			101: 96KHz	
			110: 176.4KHz	
			111: 192KHz	
16A	REGPktAudInfo03PB[7:0]	7:0	Reserved	0x00
1.CD		7.0	Channel/Speaker Allocation. See CEA-861-D	0-0
16B	REGPktAudInfoCA[7:0]	7:0	Section 6.6.2 for details	0x0
			Downmix Inhibit.	-
	REGPktAudInfoDM	7	See CEA-861-D Section 6.6.2 for details.	0
		1	Level Shift Value(for downmixing).	
16C	REGPktAudInfoLSV[3:0]	6:3	See CEA-861-D Section 6.6.2 for details.	0000
	REGPktAudInfo05PB2	2	Reserved	0
				00
1.CD	REGPktAudInfoPBL[1:0]	_	LFE Playback level information	
16D	REGPktAudInfoSUM[7:0]	7:0	Audio InfoFrame Packet Check Sum	XX
ACP I	InfoFrame Packet	T	D'(2.0.) DECDI (A CDT [2.0]	
			Bit2:0→ REGPktACPType[2:0]	
			Content protection type	
1.60	DECEM A COMMUNICATION	7.0	000: Generic Audio	3737
16E	REGPktACP01HB[7:0]	7:0	001: IEC60958-Identified Audio	XX
			010: DVD-Audio	
			011: Super Audio CD	
16F	<u> </u>		1XX Reserved	
170	REGPktACP00PB[7:0]		ACP Packet Byte00	XX
170	REGPktACP01PB[7:0]	7:0	ACP Packet Byte00 ACP Packet Byte01	XX
171		7:0	ACP Packet Byte00	XX XX
	REGPktACP01PB[7:0]	7:0 7:0	ACP Packet Byte00 ACP Packet Byte01	XX
171	REGPktACP01PB[7:0] REGPktACP02PB[7:0]	7:0 7:0 7:0	ACP Packet Byte00 ACP Packet Byte01 ACP Packet Byte02	XX XX
171 172	REGPktACP01PB[7:0] REGPktACP02PB[7:0] REGPktACP03PB[7:0]	7:0 7:0 7:0 7:0	ACP Packet Byte00 ACP Packet Byte01 ACP Packet Byte02 ACP Packet Byte03	XX XX XX
171 172 173	REGPktACP01PB[7:0] REGPktACP02PB[7:0] REGPktACP03PB[7:0] REGPktACP04PB[7:0] REGPktACP05PB[7:0]	7:0 7:0 7:0 7:0 7:0	ACP Packet Byte00 ACP Packet Byte01 ACP Packet Byte02 ACP Packet Byte03 ACP Packet Byte04 ACP Packet Byte05	XX XX XX XX
171 172 173 174 175	REGPktACP01PB[7:0] REGPktACP02PB[7:0] REGPktACP03PB[7:0] REGPktACP04PB[7:0] REGPktACP05PB[7:0] REGPktACP06PB[7:0]	7:0 7:0 7:0 7:0 7:0 7:0	ACP Packet Byte00 ACP Packet Byte01 ACP Packet Byte02 ACP Packet Byte03 ACP Packet Byte04 ACP Packet Byte05 ACP Packet Byte06	XX XX XX XX XX XX
171 172 173 174 175 176	REGPktACP01PB[7:0] REGPktACP02PB[7:0] REGPktACP03PB[7:0] REGPktACP04PB[7:0] REGPktACP05PB[7:0] REGPktACP06PB[7:0] REGPktACP07PB[7:0]	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	ACP Packet Byte00 ACP Packet Byte01 ACP Packet Byte02 ACP Packet Byte03 ACP Packet Byte04 ACP Packet Byte05 ACP Packet Byte06 ACP Packet Byte07	XX XX XX XX XX XX XX
171 172 173 174 175 176 177	REGPktACP01PB[7:0] REGPktACP02PB[7:0] REGPktACP03PB[7:0] REGPktACP04PB[7:0] REGPktACP05PB[7:0] REGPktACP06PB[7:0] REGPktACP07PB[7:0] REGPktACP08PB[7:0]	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	ACP Packet Byte00 ACP Packet Byte01 ACP Packet Byte02 ACP Packet Byte03 ACP Packet Byte04 ACP Packet Byte05 ACP Packet Byte05 ACP Packet Byte06 ACP Packet Byte07 ACP Packet Byte08	XX XX XX XX XX XX XX XX
171 172 173 174 175 176 177 178	REGPktACP01PB[7:0] REGPktACP02PB[7:0] REGPktACP03PB[7:0] REGPktACP04PB[7:0] REGPktACP05PB[7:0] REGPktACP06PB[7:0] REGPktACP07PB[7:0] REGPktACP08PB[7:0] REGPktACP09PB[7:0]	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	ACP Packet Byte00 ACP Packet Byte01 ACP Packet Byte02 ACP Packet Byte03 ACP Packet Byte04 ACP Packet Byte05 ACP Packet Byte05 ACP Packet Byte06 ACP Packet Byte07 ACP Packet Byte08 ACP Packet Byte09	XX XX XX XX XX XX XX XX XX
171 172 173 174 175 176 177 178 179	REGPktACP01PB[7:0] REGPktACP02PB[7:0] REGPktACP03PB[7:0] REGPktACP04PB[7:0] REGPktACP05PB[7:0] REGPktACP06PB[7:0] REGPktACP07PB[7:0] REGPktACP08PB[7:0] REGPktACP09PB[7:0] REGPktACP09PB[7:0]	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	ACP Packet Byte00 ACP Packet Byte01 ACP Packet Byte02 ACP Packet Byte03 ACP Packet Byte04 ACP Packet Byte05 ACP Packet Byte06 ACP Packet Byte07 ACP Packet Byte08 ACP Packet Byte09 ACP Packet Byte09 ACP Packet Byte10	XX XX XX XX XX XX XX XX XX XX
171 172 173 174 175 176 177 178 179 17A	REGPktACP01PB[7:0] REGPktACP02PB[7:0] REGPktACP03PB[7:0] REGPktACP04PB[7:0] REGPktACP05PB[7:0] REGPktACP06PB[7:0] REGPktACP07PB[7:0] REGPktACP08PB[7:0] REGPktACP09PB[7:0] REGPktACP10PB[7:0] REGPktACP11PB[7:0]	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	ACP Packet Byte00 ACP Packet Byte01 ACP Packet Byte02 ACP Packet Byte03 ACP Packet Byte04 ACP Packet Byte05 ACP Packet Byte06 ACP Packet Byte07 ACP Packet Byte08 ACP Packet Byte09 ACP Packet Byte09 ACP Packet Byte10 ACP Packet Byte11	XX XX XX XX XX XX XX XX XX XX
171 172 173 174 175 176 177 178 179 17A	REGPktACP01PB[7:0] REGPktACP02PB[7:0] REGPktACP03PB[7:0] REGPktACP03PB[7:0] REGPktACP04PB[7:0] REGPktACP05PB[7:0] REGPktACP06PB[7:0] REGPktACP07PB[7:0] REGPktACP08PB[7:0] REGPktACP09PB[7:0] REGPktACP10PB[7:0] REGPktACP11PB[7:0] REGPktACP12PB[7:0]	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	ACP Packet Byte00 ACP Packet Byte01 ACP Packet Byte02 ACP Packet Byte03 ACP Packet Byte04 ACP Packet Byte05 ACP Packet Byte06 ACP Packet Byte07 ACP Packet Byte08 ACP Packet Byte09 ACP Packet Byte10 ACP Packet Byte11 ACP Packet Byte12	XX
171 172 173 174 175 176 177 178 179 17A 17B	REGPktACP01PB[7:0] REGPktACP02PB[7:0] REGPktACP03PB[7:0] REGPktACP04PB[7:0] REGPktACP05PB[7:0] REGPktACP06PB[7:0] REGPktACP07PB[7:0] REGPktACP08PB[7:0] REGPktACP09PB[7:0] REGPktACP10PB[7:0] REGPktACP11PB[7:0] REGPktACP12PB[7:0] REGPktACP13PB[7:0]	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	ACP Packet Byte00 ACP Packet Byte01 ACP Packet Byte02 ACP Packet Byte03 ACP Packet Byte04 ACP Packet Byte05 ACP Packet Byte05 ACP Packet Byte06 ACP Packet Byte07 ACP Packet Byte08 ACP Packet Byte09 ACP Packet Byte10 ACP Packet Byte11 ACP Packet Byte12 ACP Packet Byte13	XX
171 172 173 174 175 176 177 178 179 17A 17B 17C 17D	REGPktACP01PB[7:0] REGPktACP02PB[7:0] REGPktACP03PB[7:0] REGPktACP03PB[7:0] REGPktACP04PB[7:0] REGPktACP05PB[7:0] REGPktACP06PB[7:0] REGPktACP07PB[7:0] REGPktACP08PB[7:0] REGPktACP09PB[7:0] REGPktACP10PB[7:0] REGPktACP11PB[7:0] REGPktACP13PB[7:0] REGPktACP14PB[7:0] REGPktACP14PB[7:0]	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	ACP Packet Byte00 ACP Packet Byte01 ACP Packet Byte02 ACP Packet Byte03 ACP Packet Byte04 ACP Packet Byte05 ACP Packet Byte06 ACP Packet Byte07 ACP Packet Byte08 ACP Packet Byte09 ACP Packet Byte09 ACP Packet Byte10 ACP Packet Byte11 ACP Packet Byte12 ACP Packet Byte13 ACP Packet Byte14	XX
171 172 173 174 175 176 177 178 179 17A 17B 17C 17D	REGPktACP01PB[7:0] REGPktACP02PB[7:0] REGPktACP03PB[7:0] REGPktACP03PB[7:0] REGPktACP04PB[7:0] REGPktACP05PB[7:0] REGPktACP06PB[7:0] REGPktACP07PB[7:0] REGPktACP08PB[7:0] REGPktACP09PB[7:0] REGPktACP10PB[7:0] REGPktACP11PB[7:0] REGPktACP12PB[7:0] REGPktACP13PB[7:0] REGPktACP14PB[7:0] REGPktACP15PB[7:0]	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	ACP Packet Byte00 ACP Packet Byte01 ACP Packet Byte02 ACP Packet Byte03 ACP Packet Byte04 ACP Packet Byte05 ACP Packet Byte06 ACP Packet Byte07 ACP Packet Byte08 ACP Packet Byte09 ACP Packet Byte10 ACP Packet Byte10 ACP Packet Byte11 ACP Packet Byte12 ACP Packet Byte13 ACP Packet Byte14 ACP Packet Byte15	XX
171 172 173 174 175 176 177 178 179 17A 17B 17C 17D 17E	REGPktACP01PB[7:0] REGPktACP02PB[7:0] REGPktACP03PB[7:0] REGPktACP03PB[7:0] REGPktACP04PB[7:0] REGPktACP05PB[7:0] REGPktACP06PB[7:0] REGPktACP07PB[7:0] REGPktACP08PB[7:0] REGPktACP09PB[7:0] REGPktACP10PB[7:0] REGPktACP11PB[7:0] REGPktACP12PB[7:0] REGPktACP13PB[7:0] REGPktACP14PB[7:0] REGPktACP15PB[7:0] REGPktACP15PB[7:0]	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	ACP Packet Byte00 ACP Packet Byte01 ACP Packet Byte02 ACP Packet Byte03 ACP Packet Byte04 ACP Packet Byte05 ACP Packet Byte06 ACP Packet Byte07 ACP Packet Byte08 ACP Packet Byte09 ACP Packet Byte09 ACP Packet Byte10 ACP Packet Byte11 ACP Packet Byte12 ACP Packet Byte13 ACP Packet Byte14	XX
171 172 173 174 175 176 177 178 179 17A 17B 17C 17D 17E 17F Vendo	REGPktACP01PB[7:0] REGPktACP02PB[7:0] REGPktACP03PB[7:0] REGPktACP03PB[7:0] REGPktACP04PB[7:0] REGPktACP05PB[7:0] REGPktACP06PB[7:0] REGPktACP07PB[7:0] REGPktACP08PB[7:0] REGPktACP09PB[7:0] REGPktACP10PB[7:0] REGPktACP11PB[7:0] REGPktACP12PB[7:0] REGPktACP13PB[7:0] REGPktACP14PB[7:0] REGPktACP15PB[7:0] REGPktACP15PB[7:0] REGPktACP16PB[7:0] REGPktACP16PB[7:0] REGPktACP16PB[7:0] REGPktACP16PB[7:0] REGPktACP16PB[7:0] REGPktACP16PB[7:0]	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	ACP Packet Byte00 ACP Packet Byte01 ACP Packet Byte02 ACP Packet Byte03 ACP Packet Byte04 ACP Packet Byte05 ACP Packet Byte06 ACP Packet Byte07 ACP Packet Byte08 ACP Packet Byte09 ACP Packet Byte10 ACP Packet Byte10 ACP Packet Byte11 ACP Packet Byte12 ACP Packet Byte13 ACP Packet Byte14 ACP Packet Byte15	XX
171 172 173 174 175 176 177 178 179 17A 17B 17C 17D 17E 17F Vendo	REGPktACP01PB[7:0] REGPktACP02PB[7:0] REGPktACP03PB[7:0] REGPktACP04PB[7:0] REGPktACP05PB[7:0] REGPktACP05PB[7:0] REGPktACP06PB[7:0] REGPktACP07PB[7:0] REGPktACP08PB[7:0] REGPktACP09PB[7:0] REGPktACP10PB[7:0] REGPktACP11PB[7:0] REGPktACP12PB[7:0] REGPktACP13PB[7:0] REGPktACP14PB[7:0] REGPktACP15PB[7:0] REGPktACP15PB[7:0] REGPktACP16PB[7:0] REGPktACP16PB[7:0] REGPktACP16PB[7:0] REGPktACP16PB[7:0] REGPktACP16PB[7:0]	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	ACP Packet Byte00 ACP Packet Byte01 ACP Packet Byte02 ACP Packet Byte03 ACP Packet Byte04 ACP Packet Byte05 ACP Packet Byte06 ACP Packet Byte07 ACP Packet Byte08 ACP Packet Byte09 ACP Packet Byte10 ACP Packet Byte10 ACP Packet Byte11 ACP Packet Byte12 ACP Packet Byte13 ACP Packet Byte14 ACP Packet Byte15	XX
171 172 173 174 175 176 177 178 179 17A 17B 17C 17D 17E 17F Vendo	REGPktACP01PB[7:0] REGPktACP02PB[7:0] REGPktACP03PB[7:0] REGPktACP03PB[7:0] REGPktACP04PB[7:0] REGPktACP05PB[7:0] REGPktACP06PB[7:0] REGPktACP07PB[7:0] REGPktACP08PB[7:0] REGPktACP09PB[7:0] REGPktACP10PB[7:0] REGPktACP11PB[7:0] REGPktACP12PB[7:0] REGPktACP13PB[7:0] REGPktACP14PB[7:0] REGPktACP15PB[7:0] REGPktACP15PB[7:0] REGPktACP16PB[7:0] REGPktACP16PB[7:0] REGPktACP16PB[7:0] REGPktACP16PB[7:0] REGPktACP16PB[7:0] REGPktACP16PB[7:0]	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	ACP Packet Byte00 ACP Packet Byte01 ACP Packet Byte02 ACP Packet Byte03 ACP Packet Byte04 ACP Packet Byte05 ACP Packet Byte06 ACP Packet Byte07 ACP Packet Byte08 ACP Packet Byte09 ACP Packet Byte10 ACP Packet Byte10 ACP Packet Byte11 ACP Packet Byte12 ACP Packet Byte13 ACP Packet Byte14 ACP Packet Byte15	XX

183	REGPkt3DInfoSUM[7:0]	7:0		XX
184~				
189				
MPEC	G InfoFrame Packet			
		7:3		
			MPEG Frame	
			00: No Data	
	REGPktMpgInfoMF[1:0]	2:1	01: I Picture	XX
18A			10: B Picture	
			11: P Picture	
			Field Repeat	
	REGPktMpgInfoFR	0	0: New Field	X
			1: Repeated Field	
18B	REGPktMpgInfo01PB[7:0]	7:0	MPEG InfoFrame Packet Data01	XX
18C	REGPktMpgInfo02PB[7:0]	7:0	MPEG InfoFrame Packet Data02	XX
18D	REGPktMpgInfo03PB[7:0]	7:0	MPEG InfoFrame Packet Data03	XX
18E	REGPktMpgInfo04PB[7:0]	7:0	MPEG InfoFrame Packet Data04	XX
18F	REGPktMpgInfoSUM[7:0]	7:0	MPEG InfoFrame Packet Check Sum	XX

2.2 Audio Channel Status Registers

_	Channel Status	1	I	
Reg	Name	bit	Definition	Default
190				
		7		
	REGAudChStD[2:0] 6		ICE60958-3 p9 bit[5:3] Additional format information depends on linear PCM audio mode: 5 4 3	
		6:4	000: 2 audio channels without pre-emphasis. 001: 2 audio channels with 50μs/15μs pre-emphasis. 010: reserved 011: reserved All other combination are reserved and shall not be used until further defined.	000
			Read back RECAudChStD when(REGChStSel='1') else REGAudChStD;	
191	REGAudChStC	3	refer to ICE60958-3 p9 bit[2] 0: Software for which copyright is asserted. 1: Software for which no copyright is asserted.	0
			Read back RECAudChStC when(REGChStSel='1') else REGAudChStC;	
	REGAudNLPCM 2	for Non-Linear PCM format audio for Linear PCM format audio Read back RECAudNLPCM	0	
	REGAudChStA	1	when(REGChStSel='1') else REGAudNLPCM; refer to ICE60958-3 p9 bit[0] use of channel status block	0
			Read back RECAudChStA when(REGChStSel='1') else REGAudChStA;	
	REGAudMono	0	Monochrome bit 1: if there is only one audio source	0
192	REGAudChStCat[7:0]	7:0	Audio category code groups. Refer to IEC60958-3 5.3.2. channel status byte 2 (bit 15-8) Read back RECAudChStCat	
			when(REGChStSel='1') else REGAudChStCat;	
		7:4		
102	REGAudChStSrc[3:0]	3:0	refer to IEC60958-3 p11 bit 16-19 Source number, 0~15, 0 means don't take number into account.	
193	REGAudChStSrc[3:0] 3:0			
173			Read back RECAudChStSrc when(REGChStSel='1') else REGAudChStSrc;	

	REGAudChStCH[3:0]	3:0	refer to IEC60958-3 p11 bit 23-20 single and dual channel operating modes are defined in IEC60958-1 Channel number of source 0 L-channel Read back RECAudChStCH when(REGChStSel='1') else REGAudChStCH;	
195~ 197				
	REGAudChStCA[3:0]	7:4	frequency. [5:4]: Reserved Read back RECAudChStCA when(REGChStSel='1') else REGAudChStCA;	
198	REGAudChStFs[3:0]	3:0	Sample frequency indicated in IEC60958-3 p11 bit 24~27. Sample frequency of software indicated 2724 0000: 44.1 KHz 1000: 88.2 KHz 1100: 176.4 KHz 0110: 24 Khz 0010: 48Khz 1010: 96Khz 1110: 192KHz 0001: 32KHz 0000: sampling frequency not indicated. 1001: HBR Read back RECAudChStFs when (REGChStSel='1') else REGAudChStFs;	0x0

	T	1	la , a ,	1
			Sample frequency indicated in IEC60958-3 p11 bit	
			24~27.	
			Original Sampling Frequency	
			2724	
			1111. 44.1 VHz	
			1111: 44.1 KHz 0111: 88.2 KHz	
			0011: 176.4 KHz	
			0011. 170.4 KHZ	
	DEGA 101 G OF 52 G	. .	1001: 24 Khz	
	REGAudChStOFs[3:0]	7:4	1101: 48Khz	
			0101: 96Khz	
			0001: 192KHz	
			1100: 32KHz	
			0000: sampling frequency not indicated.	
			0110: HBR	
199			Dood hook DECA - 4Ch StOF	
			Read back RECAudChStOFs	
			when(REGChStSel='1') else REGAudChStOFs;	-
			Audio sample word length 1101: 21 bits	
			1011: 21 bits 1011: 24 bit	
			1001: 24 bit 1001: 23 bit	
			0101: 22 bit	
			0011: 20 bit	
			0001: Word length not indicated	
	DEGA ACTOM SECTION		1100: 17 bit	
	REGAudChStWL[3:0]	3:0	1010: 20 bit	
			1000: 19 bit	
			0100: 18 bit	
			0010: 16 bit	
			0000: Word length not indicated	
			Read back RECAudChStWL	
16:			when(REGChStSel='1') else REGAudChStWL;	1
19A~ 19F				
1A0				1
1A1				
1A2				
1A3~				
1B4		<u> </u>		
	nfoFrame Packet (General Pa		í .	13737
	REGPktACP17PB[7:0]		ACP Packet Byte 17	XX
	REGPI A CP10PP[7:0]		ACP Packet Byte 18	XX
	REGPktACP19PB[7:0]		ACP Packet Byte 19	XX
1B8	REGPktACP20PB[7:0]		ACP Packet Byte 20	XX
1B9	REGPktACP21PB[7:0]		ACP Packet Byte 21	XX
1BA	REGPktACP22PB[7:0]		ACP Packet Byte 22	XX
	REGPktACP23PB[7:0]		ACP Packet Byte 23	XX
	REGPktACP24PB[7:0]		ACP Packet Byte 24	XX XX
	REGPktACP25PB[7:0] REGPktACP26PB[7:0]		ACP Packet Byte 25	XX
	REGPktACP26PB[7:0]		ACP Packet Byte 26 ACP Packet Byte 27	XX
IDL	KEUFKIACY2/FB[/:U]	7.0	ACE PAUKEL DYIE 21	ΛΛ

3. CEC Registers Bank

3.1 CEC Control Registers

	Control Registers			
Reg	Name	Bit	Definition	Defaul
00~				
)5				
	Reserved	7:6		
	TxFail_Int_Mast	5	0: Interrupt Enable	1
	1 x1 an_int_iviast	3	1: Interrupt Mask	1
06	RxDone_Int_Mask	4		1
	TxDone_Int_Mask	3	0: Interrupt Enable	1
	RxFail_Int_Mask	2	1: Interrupt Mask	1
	Rx_Int_Mask	1	1. Interrupt Wask	1
	Tx_Int_Mask	0		1
)7	Reserved	7:0		000
	Fire_Frame	7	1: Fire CEC command out	
	Reserved	6		
	CEC_OE	5	Force CEC output value	
	CEC_Force	4	Force CEC output regardless of normal function	
			Schmitt trigger of CEC IO	
	CEC_SMT	3	1: Enable	
10			0: Disable	0**08
)8	CEC_Rst		Reset CEC block	0x08
		2	1: Enable	
			0: Disable	
		1		
	Reg_CECInt_En		CEC interrupt enable	
		0	1: Enable	
			0: Disable	
	DataBit_Sel		Select data bit	
		7	1: Increase 0.1ms	
			0: Normal	
			Select region for error bit	
	Region_Sel	6	1: Whole region	
			0: Region form state Start to IDLE	
			Initiator received CEC bus data.	
	RxSelf_Sel	5	1: Disable	
00			0: Enable	020
)9	Reserved	4:3		0x20
			Select illegal bit as error bit	
	Pulse_Sel	2	1: Enable	
			0: Disable	
			Acknowledge from follower to initiator	
	NACK_En	1	1: NACK	
			0: ACK	
	F. 100 C.	0	Used as a reference 100ms time interval for CEC	
	En100ms_Cnt	0	calibration.	
	Reserved	7:5		
			Select bit time for arbitration lose.	
)A	ArBit_Sel	4	1: 3 bit time	0x00
			0: 5 bit time	
	Reserved	3:0		
)B	Data_Min		Minimum data bit time	0x14
)C	Timer_Unit		CEC timer unit, nominally 100us.	0x59

			This value should be decided from MS_Count.	
	CEC_Drv[1:0]	7:6	00: 2.5mA, 01:5mA, 10:7.5mA, 11:10mA	01
OD	CEC_IOSR	5	CEC IO slew rate control	0
0D	CEC_IOPU	4	0: Normal, 1: Pull-up	1
		3:0		
0E~				
0F				

3.2 CEC Initiator Registers

J.4 (LEC IIIIIaioi Registers			
10	Tx_Header	7:0	CEC initiator command header	0x00
11	Tx_Opcode	7:0	CEC initiator command opcode	0x00
12	Tx_Operand1	7:0	CEC initiator command operand1	0x00
13	Tx_Operand2	7:0	CEC initiator command operand2	0x00
14	Tx_Operand3	7:0	CEC initiator command operand3	0x00
15	Tx_Operand4	7:0	CEC initiator command operand4	0x00
16	Tx_Operand5	7:0	CEC initiator command operand5	0x00
17	Tx_Operand6	7:0	CEC initiator command operand6	0x00
18	Tx_Operand7	7:0	CEC initiator command operand7	0x00
19	Tx_Operand8	7:0	CEC initiator command operand8	0x00
1A	Tx_Operand9	7:0	CEC initiator command operand9	0x00
1B	Tx_Operand10	7:0	CEC initiator command operand10	0x00
1C	Tx_Operand11	7:0	CEC initiator command operand11	0x00
1D	Tx_Operand12	7:0	CEC initiator command operand12	0x00
1E	Tx_Operand13	7:0	CEC initiator command operand13	0x00
1F	Tx_Operand14	7:0	CEC initiator command operand14	0x00
20	Tx_Operand15	7:0	CEC initiator command operand15	0x00
21	Tx_Operand16	7:0	CEC initiator command operand16	0x00
22	Reserved	7:4		0x00
22	Logical_Addr	3:0	CEC target logical address	UXUU
23	Reserved	7:5		0x00
23	Out_Num	4:0	CEC output byte size in a frame	UXUU
24~				
2F				

3.3 CEC Follower Registers

30	Rx_Header	7:0	RO. CEC follower command header	0x00
31	Rx_Opcode	7:0	RO. CEC follower command opcode	0x00
32	Rx_Operand1	7:0	RO. CEC follower command operand1	0x00
33	Rx_Operand2	7:0	RO. CEC follower command operand2	0x00
34	Rx_Operand3	7:0	RO. CEC follower command operand3	0x00
35	Rx_Operand4	7:0	RO. CEC follower command operand4	0x00
36	Rx_Operand5	7:0	RO. CEC follower command operand5	0x00
37	Rx_Operand6	7:0	RO. CEC follower command operand6	0x00
38	Rx_Operand7	7:0	RO. CEC follower command operand7	0x00
39	Rx_Operand8	7:0	RO. CEC follower command operand8	0x00
3A	Rx_Operand9	7:0	RO. CEC follower command operand9	0x00
3B	Rx_Operand10	7:0	RO. CEC follower command operand10	0x00
3C	Rx_Operand11	7:0	RO. CEC follower command operand11	0x00
3D	Rx_Operand12	7:0	RO. CEC follower command operand12	0x00
3E	Rx_Operand13	7:0	RO. CEC follower command operand13	0x00
3F	Rx_Operand14	7:0	RO. CEC follower command operand14	0x00
40	Rx_Operand15	7:0	RO. CEC follower command operand15	0x00
41	Rx_Operand16	7:0	RO. CEC follower command operand16	0x00
42	Reserved	7:5		0x00

-			
	- ~		
	IIn Cnt	4:0 RO. CEC follower received bytes.	
	III CIII	4.0 INO. CEC IOHOWEI ICCCIVED DYIES.	

3.4 CEC Misc. Registers

J.7 (EC Misc. Registers		1	1
43	Reserved	7:5		0x00
13	Out_Cnt	_	RO. CEC initiator output bytes.	OXOO
	Reserved	7		0x00
	Ready_Fire	6	RO. Bus ready for firing a CEC command.	0x00
			RO. Error status.	
			00: No error occurs.	
	Error_Status Out_Status	5:4	01: Received data period < minimum data bit period.	0x00
			10: Illegal held-low period.	
			11: Both	
44			RO. Output status.	
7-7			00: Received ACK	
		3:2	01: Received NACK	
			10: Retry, if no ACK, NACK or arbitration lose.	
			11: Fail	
	Bus_Status		RO. Bus status.	
		1	0: Busy	
			1: Free	
	Reserved	0		
45	MS_Count		RO. MS_Count[7:0]	0x00
46	MS_Count		RO. MS_Count[15:8]	0x00
47	Reserved	7:4		0x00
47	MS_Count	3:0	RO. MS_Count[19:16]	
	Reserved	7:6		0x00
48	CEC_Int	5	CEC interrupt status	
	Reserved	4:0		
49	Reserved	7:0		0x00
4A	Reserved	7:0		0x00
4B	Reserved	7:0		0x00
	Reserved	7:6		0x00
	TxFail_Int	5	R: CEC initiator output fail interrupt.	
		3	W: Write 1 clear this interrupt	
	RxDone_Int	4	R: CEC received finish interrupt.	
		4	W: Write 1 clear this interrupt	
	TxDone_Int	3	R: CEC output finish interrupt.	
4C		3	W: Write 1 clear this interrupt	
	RxFail_Int	2	R: CEC received fail interrupt.	
			W: Write 1 clear this interrupt	
	Rx_Int	1	R: CEC follower received byte interrupt.	
		1	W: Write 1 clear this interrupt	
	Tx_Int	0	R: CEC initiator output byte interrupt.	
		U	W: Write 1 clear this interrupt	
4D~				
FF				