We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
👋 Hi, I’m @erwanregy :)
Hope you enjoy your stay!
Fully connected dense neural network in SystemVerilog, synthesisable to an FPGA for neural network computation acceleration
SystemVerilog 4
Custom software renderer and 3D graphics engine built from scratch in C++ with SDL2
C++
CPU Cache Simulation using gem5
C
Network-on-Chip Simulation using Noxim
Python 1
Pipelined MIPS Processor Simulator
Custom data link layer implementation for embedded AVR microcontroller