Johnsham Marchi-

ATmega32 Memory Map

Address	Program Memory
16K x 16	(word organized)
\$0000	Applications Section
	(your program is stored here)
	·
	,
> /	>
))
	Boot Loader Section
- 1	
\$3fff	
<u> </u>	← 16-bit word ←
ľ	TO-DIL WOLG

Address 2144 x 8	<u>Data Memory</u> (<i>byte</i> organized)				
\$0000	32 General Purpose Registers (r0-r31)				
\$001f					
\$0020	64 I/O Registers				
\$005f	(see back for names)				
\$0060	2K x 8 SRAM				
\$085f	(temporary data, stacks, etc.)				
₹ 8-bit byte					

Address	EEPROM Memory						
1K x 8	(byte organized)						
\$0000	EEPROM memory						
\$03ff							
1	<8-bit byte ──►						
era figuration ecastrats							
e	,6876751						

Program Memory and EEPROM Memory are non-volatile

(contents are retained when powered off)

Data Memory is *volatile*

(contents are lost when powered off)

(most I/O Registers are cleared to \$00 by reset or power on)

Special General Purpose Registers

r0 and r1 are used specifically by some instructions

some instructions limit operands to r16-r31, r16-r23, or r(even ≥24)

For indirect addressing \rightarrow X = r27:r26, Y = r29:r28, Z = r31:r30

ATmega32 Arithmetic Instructions

Subfrax fre modified it condition is mer medelife (Z,C,N,V,H modified, 1 clock) Addition: Rd ← Rd + Rr Add add Rd, Rr $Rd \leftarrow Rd + Rr + previous carry$ adc Rd, Rr Add with carry (Z,C,N,V,H modified, 1 clock) **Subtraction:** Rd ← Rd-Rr Subtract sub Rd, Rr Subtract immediate $Rd \leftarrow Rd-K$; r16-r31 only subi Rd.K Subtract with carry Rd ← Rd-Rr-previous carry sbc Rd, Rr Subtract immediate with carry Rd \leftarrow Rd-K-previous carry ; r16-r31 only sbci Rd, K come than in most significant bit of a product Multiplication: (Z|C|modified, 2 clocks) r1:r0 ← Rd (unsigned) * Rr (unsigned) Multiply unsigned mul Rd, Rr $r1:r0 \leftarrow Rd (2's comp) * Rr (2's comp) ; r16-r31 only$ muls Rd, Rr Multiply signed Multiply s/unsigned $r1:r0 \leftarrow Rd$ (2's comp) * Rr (unsigned) ; r16-r23 only mulsu Rd, Rr Other: (Z,N,V modified, 1 clock) $Rd \leftarrow Rd + 1$ Increment inc Rd $Rd \leftarrow Rd - 1$ dec Rd Decrement Rd ← \$00 Clear clr Rd set regists doesn't midely (no flags modified, 1 clock) Other: : r16-r31 only Rd ← \$ff Set ser Rd (Z,C,N,V,H modified, 1 clock) Other: Rd ← \$00 - Rd Negate neg Rd miert all bits

<u>-Key:</u>

Rd = destination general purpose register (r0-r31)

Rr =source general purpose register (r0-r31)

K = 8-bit data (\$00-\$ff, or 0b00000000-0b111111111, or 0-255)

Inc

Notes:

- There is no "add immediate data" instruction, so use subtract immediate with negated data
- Addition and Subtraction instructions work on both unsigned and 2's complement data
- Separate multiply instructions support different combinations of unsigned/2's complement data
- Multiply results are 16 bits, always in r1:r0 (r1 holds the high byte, r0 holds the low byte)
- subi, sbci, muls, mulsu, and ser have restricted ranges of General Purpose Register operands

ATmega32 Logic Instructions

And: · (Z,N,V modified, 1 clock) and Rd, Rr And Rd ← Rd & Rr And immediate $Rd \leftarrow Rd \& K$; <u>r16-r31 only</u> andi Rd, K Or: (Z,N,V modified, 1 clock) Rd ← Rd | Rr or Rd, Rr Or. Or immediate ori Rd, K Rd ← Rd | K ; r16-r31 only **Exclusive Or:** (Z,N,V modified, 1 clock) Rd ← Rd ⊕ Rr eor Rd, Rr Exclusive Or self cury flay V modified, 1 clock) Complement: $Rd \leftarrow \$ff - Rd$ com Rd Complement Bit Modify: (Z,N,V modified, 1 clock) Set bits in general purpose register sbr Rd, K $Rd \leftarrow Rd \mid K$ COM MIG cbr Rd, K - ANDI 16 Clear bits in general purpose register $Rd \leftarrow Rd\& (\$ff-K) ; r16-r31 only$ A

Key:

Rd = destination general purpose register (r0-r31)

Rr =source general purpose register (r0-r31)

K-8-bit data (\$00-\$ff; or 0b0000000-0b11111111; or 0-255)

Notes:

- No interaction between bit columns occurs here, operations occur only bitwise (within a column of bits)
- andi, ori, sbr, and cbr have restricted ranges of General Purpose Register operands
- There is no exclusive or with immediate data
- And'ing is a great way to force specific bits to be zero
- Or'ing is a great way to force specific bits to be one
- Exclusive Or'ing is a great way to complement specific bits

```
rl,rr
  CP
                        ATmega32 Branch Instructions
  Unconditional:
                      (no flags modified, 2 clocks, 3 clocks for jmp, -2048 to +2047 words for rjmp)
  rjmp Label
                   Wurd
                             Relative jump
                                                                PC ← Label
                   Lword
                             Indirect jump to (Z)
  ijmp
                                                                PC \leftarrow Z
                 3 ereles
                             Direct jump
                                                                PC ← Label
  jmp Label
                  2 words
                                                     only is midely
                      (Z,N,V,C,H modified, 1 clock)
  Compare:
                                                                Rd – Rr, result discarded 🥻
                             Compare Rd to Rr
  cp Rd, Rr
                                                                Rd - Rr - carry, result discarded
 cpc Rd, Rr
                             Compare Rd to Rr with carry
                                                                                            ; r16-r31 only
  cpi Rd, K
                             Compare Rd to immediate data
                                                                Rd – K, result discarded
                                                             1F 10 5K18
 Skip:
                      (no flags modified, 1/2/3 clocks)
                             Compare Rd to Rr, skip if equal
                                                                if Rd =Rr, PC ← PC+2 or 3
  epse Rd, Rr
 sbrc Rr,b
                             Skip if bit in Rr is cleared
                                                                if Rr(b)=0, PC \leftarrow PC+2 or 3
                             Skip if bit in Rr is set
                                                                if Rr(b)=1, PC \leftarrow PC+2 or 3
 sbrs Rr,b
 sbic P,b
                             Skip if bit in P is cleared
                                                                if P(b)=0, PC \leftarrow PC+2 or 3
                                                                                            ; P0-P31 only
 sbis P,b
                             Skip if bit in P is set
                                                                if P(b)=1, PC \leftarrow PC+2 or 3
                                                                                           : P0-P31 only
 Conditional branch: (no flags modified, 1/2 clocks, -64 to +63 words)
 brbs s, Label
                             Branch if SREG(s)=1
                                                                if SREG(s) = 1, PC \leftarrow Label
                             Branch if SREG(s)=0
 brbc s, Label
                                                                if SREG(s) = 0, PC \leftarrow Label
                             Branch if equal
                                                                if Z=1, PC \leftarrow Label •
 breg Label
                                                                                              c Fh.
                             Branch if not equal
 brne Label
                                                                if Z=0, PC \leftarrow Label
brcs Label
                             Branch if carry set
                                                                if C=1, PC ← Label
 brcc Label
                             Branch if carry cleared
                                                                if C=0, PC ← Label
 brsh Label
                             Branch if same or higher
                                                                if C=0, PC ← Label
                             Branch if lower
                                                                if C=1, PC ← Label
 brlo Label '
 brmi Label
                             Branch if minus
                                                                if N=1, PC.← Label
 brpl Label
                             Branch if plus
                                                                if N=0, PC \leftarrow Label
                                                                                             bree label
                             Branch if greater or equal
 brge Label
                                                                if S=0, PC \leftarrow Label
 brlt Label
                             Branch if less than
                                                                if S=1, PC \leftarrow Label
                                                                                        1dr 16, $FF.
                             Branch if half carry set
                                                                if H=1. PC ← Label
 brhs Label
                                                                                        Cp 16,5
                                                                if H=0, PC ← Label -
 brhc_Label
                             Branch if half carry cleared
                             Branch if T flag set
                                                                if T=1, PC ← Label
 brts Label
                                                                                         Unsighad
                             Branch if T flag cleared
                                                                if T=0, PC \leftarrow Label
 brtc Label
 brvs Label
                             Branch if overflow set
                                                                if V=1, PC \leftarrow Label
                                                                                          121 16,77F
                             Branch if overflow cleared
 brvc Label
                                                                if V=0, PC ← Label
                                                                if I=1, PC \leftarrow Label
 brie Label
                             Branch if interrupts enabled
                                                                                          brge whel
 brid Label
                             Branch if interrupts disabled
                                                                if I=0, PC \leftarrow Label
                                                                                           and the finish
   for Interests
```

John-thon Machie

Rd, Rr, P, K, b, s as before. I, T, H, S, V, N, Z, C are flag bits in SREG (except in ijmp).

PC is Program Counter. Many of these instructions are redundant, just provided for clarity in your program.

ATmega32 Flags

7

ITHSVNZC

SREG, I/O address \$3f Flags, or Status Register I – Interrupt enable (1) or disable (0)

T – Temporary flag for moving bits around

H - Half Carry flag, carry or borrow from low nibble

S - Signed Test flag, always the exclusive OR of N and V

V - Overflow flag, =1 if result exceeds 2's complement range

N – Negative flag, equal to the most significant bit of result

Z-Zero flag, =1 if result is all zero's, =0 if result is not all zero's

C – Carry flag, usually the carry or borrow from most significant bit

should enderson

Flag Maniuplation:	(only the spec	ified flag is modified, 1 clock)	
bset s	` ' '	Flag set	$SREG(s) \leftarrow 1$
bclr s		Flag clear	$SREG(s) \leftarrow 0$
(bst Rr,b		Bit store from Rr to T	$T \leftarrow Rr(b)$
bld Rd,b		Bit load from T to Rd	$Rd(b) \leftarrow T$
* sec	And Continues Section Section 4- Additional Property Continues Assessment Section 4-	Set Carry flag	C ← 1
clc		Clear Carry flag	C ← 0
sen		Set Negative flag	N ← 1
cln		Clear Negative flag	$M \leftarrow 0$
sez (Set Zero flag	z < 1
clz (Clear Zero flag	$z \leftarrow 0$
sei		Enable interrupts	I ← 1
cli		Disable interrupts	I ← 0
ses		Set Signed Test flag	s ← 1
cls		Clear Signed Test flag	s ← 0
- sev		Set Overflow flag	∨ ← 1
-, clv	rejo dia Jahre Hallyo (Esperiencie), promp 3 ja selektronogorogogogogo	Clear Overflow flag	$v \leftarrow 0$
set		Set Tempory flag	T < 1
clt		Clear Tempory flag	T+O
• seh		Set Half Carry flag	H ← 1
• clh		Clear Half Carry flag	н ← о

Key:

Rd = destination general purpose register (r0-r31)


Rr =source general purpose register (r0-r31)

s, b = bit number (0-7)

Notes:

• Many of these instructions are redundant, just provided for clarity in your program

ATmega32 Bit Manipulation Instructions



Key:

Rd = destination general purpose register (r0-r31)

P = I/O register (name, or \$00-\$3f, or 0b00000000-0b00111111, or 0-63)

b = bit number (0-7)

Notes:

• sbi, cbi, and out are the only instructions that modify I/O registers directly

MOW 16, 18 & MOV 16, 113 word 16 bets or heres **ATmega32 Data Transfer Instructions** (no flags modified, 1 clock) Register: Rd ← Rr copy Rr to Rd mov Rd, Rr copy Rr+1:Rr to Rd+1:Rd Rd+1:Rd ← Rr+1:Rr ; Rd, Rr even movw Rd, Rr Load Rd with immediate data $Rd \leftarrow K$; r16-r31 only ldi Rd, K (no flags modified, 2 clocks) Load Data Mem: Load indirect $Rd \leftarrow (X)$ 1d Rd.X $Rd \leftarrow (X)$, then $X \leftarrow X+1$ Load indirect, post increment ld Rd, X+ $X \leftarrow X-1$, then Rd $\leftarrow (X)$ ld Rd,-X Load indirect, pre decrement Load indirect $Rd \leftarrow (Y)$ ld Rd, Y Load indirect, post increment $Rd \leftarrow (Y)$, then $Y \leftarrow Y+1$ ld Rd, Y+ $Y \leftarrow Y-1$, then Rd $\leftarrow (Y)$ Load indirect, pre decrement ld Rd, -Y 1dd Rd, Y+offset Load indirect with displacement Rd ← (Y+offset) Load indirect $Rd \leftarrow (Z)$ ld Rd, Z Load indirect, post increment $Rd \leftarrow (Z)$, then $Z \leftarrow Z+1$ ld Rd, Z+ $Z \leftarrow Z-1$, then $Rd \leftarrow (Z)$ Load indirect, pre decrement ld Rd,-Z 1dd Rd, Z+offset Load indirect with displacement Rd ← (Z+offset) Load direct Rd ← (address) lds Rd, address Rd (no flags modified, 2 clocks) Store Data Mem: Store indirect $(X) \leftarrow Rr$ st X,Rr $(X) \leftarrow Rr$, then $X \leftarrow X+1$ st X+,Rr Store indirect, post increment Store indirect, pre decrement $X \leftarrow X-1$, then $(X) \leftarrow Rr$ st -X,Rr Store indirect $(Y) \leftarrow Rr$ st Y, Rr $(Y) \leftarrow Rr$, then $Y \leftarrow Y+1$ Store indirect, post increment st Y+, Rr $Y \leftarrow Y-1$, then $(Y) \leftarrow Rr$ Store indirect, pre decrement st -Y, Rr Store indirect with displacement (Y+offset) ← Rr std Y+offset, Rr $(Z) \leftarrow Rr$ Store indirect st Z,Rr $(Z) \leftarrow Rr$, then $Z \leftarrow Z+1$ Store indirect, post increment st Z+, Rr st -Z,Rr Store indirect, pre decrement $Z \leftarrow Z-1$, then $(Z) \leftarrow Rr$ Store indirect with displacement (Z+offset) ← Rr std Z+offset,Rr Store direct (address)
Rr sts address, Rr **Program Memory:** (no flags modified, 3 clocks) Load Program Memory to r0 $r0 \leftarrow (z)$ lpm $Rd \leftarrow (Z) \rightarrow$ Load Program Memory lpm Rd, Z

 $Rd \leftarrow (Z)$, then $Z \leftarrow Z+1$ Load Program Mem with post inc lpm Rd, Z+ Store Program Memory (NOT AVAILABLE TO NORMAL USERS) (no flags modified, 1 clock) I/O registers: Copy I/O register P to Rd Rd ← P in Rd, P

P ← Rr Copy Rr to I/O register P out P.Rr

ATmega32 Parallel Ports

There are four 8-bit parallel ports on the **ATmega32** microcontroller, named **PORTA**, **PORTB**, **PORTC**, and **PORTD**. Three I/O Registers control each of the ports. PORTx and DDRx are cleared to \$00 by reset.

I/O Address	Name	Description
\$1b	PORTA	register holding output data or pullup control
\$1a	DDRA	register establishing each port pin as input (0) or output (1)
\$19م	PINA	access for reading data on port pins
\$18	PORTB	register holding output data or pullup control
\$17	DDRB	register establishing each port pin as input (0) or output (1)
\$1,6	PINB	access for reading data on port pins
\$15	PORTC	register holding output data or pullup control
\$14	DDRC	register establishing each port pin as input (0) or output (1)
\$13	PINC	access for reading data on port pins
\$12	PORTD	register holding output data or pullup control
(~ /\si1	DDRD	register establishing each port pin as input (0) or output (1)
L(\$10	PIND	access for reading data on port pins

On the back is a partial schematic showing circuitry for *one pin* of *one* of these four ports. External connections for each port to I/O devices on the **EasyAVR** board are shown below.


PORTA	7				
FORTA	6		analog from lower potentiometer		
	5	_	analog from upper potentiometer		
	4	_	analog from upper potentionieter		
	3	_	Left 7-segment digit cathode	Touch screen DRIVEB	GLCD R/W
	2	-	2 nd 7-segment digit cathode	Touch screen DRIVEA	LCD/GLCD RS
	1	_	3 rd 7-segment digit cathode	Touch screen LEFT	ECD/GECD KS
	0	-	Right 7-segment digit cathode	Touch screen BOTTOM	
	ت ا		Augus / Babinant dibit additate	104011 3010011 300 1 10141	
PORTB	7	-		•	
	6	-	TIMER1 Input Capture		
	5	-	• •		
	4	-		·	
	3	-		Analog comparator AIN1	TIMER0 controlled output
	2	-	external interrupt 2	Analog comparatorAIN0	•
	1	-	enable left half of GLCD display	TIMER1 clock input	
	0	-	enable right half of GLCD display	TIMER0 clock input	
PORTC	7	-	7-segment anode dp	GLCD D7	LCD D7
	6	-	7-segment anode G	GLCD D6	LCD D6
	5	-	7-segment anode F	GLCD D5	LCD D5
	4	-	7-segment anode E	GLCD D4	LCD D4
	3	-	7-segment anode D	GLCD D3	
	2	-	7-segment anode C	GLCD D2	·
		-	7-segment anode B	GLCD D1	
	0	-	7-segment anode A	GLCD D0	
PORTD	7		GLCD reset		TTA (TDO)
FORID	6	-	LCD/GLCD data strobe		TIMER2 controlled output
	5	-	LCD backlight		TTD (TTD) . II I
	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	-	speaker * W 2		TIMER1 controlled output A
ク	3		external interrupt 1		TIMER1 controlled output B
	2	-	external interrupt 0		
30667	l i	-	external interrupt o		
	Ô	-			
1	لت				

Waite Donx Mach Constraint Wash Hop to the Read Hop to the single Mach Hop to the single Ma cik[™]: STEEb: bND: PULLUP DISABLE SLEEP GONTROL KO CLOCK c_{IK} no Ď. хчя́ * * * PRNCHBONISEB BBX . STEEP RESET DATA ΧЧМ SUB , XOR AND A MARGO A. L. N. C. WDx. nxaaa Ö THE TOWN. a o ona . this bir we white

1. WPx, WDx, RPx, RPx, and RDx are common to all pins within the same port. clk_{Vo}, SLEEP, and PUD are common to all potts.


Example 2: Square one 8-bit number, result is one 16-bit number

Note that here we have more bytes of result than parameters, so we have to create space on the stack




Example 3: Add two 8-bit numbers, result is one 8-bit number (no carry)

. Note that here we have more bytes of parameters than result, so we have to eliminate space on the stack





ATmega32 Procedure Parameters/Results on Stack

Example 1: Multiply two 8-bit numbers, result is one 16-bit number



Note that here we have the same number of bytes of results as bytes of parameters, so the results are simply written over the parameters before returning. That is not always the case, as shown on the back...





```
) Lanaka Kadi
```

```
1 Hz square wave on PORTD bit 5 using TIMER1 normal mode
            imp Reset
            .org $00e
            imp MtchA
                                      : vector TIMER1 MatchA
            ldi r16, High (RAMEND)
                                      : stack
Reset:
            out SPH, r16
            ldi r16, Low (RAMEND)
            out SPL, r16
                                      ; toggle, mode 0, /256
            ldi r16,$40
            out TCCR1A, r16
            ldi r16,$04
            out TCCR1B, r16
                                      ; output to backlight
            sbi DDRD,5
                                      ; TIMER1 MatchA enable
            ldi r16,$10
             out TIMSK, r16
                                      ; global enable
             sei
Idle:
             rimp Idle
MtchA:
             push r16
             in r16, SREG
             push r16
             push r17
             push r18
             push r19
                                , # of times ticks
             in r16,0CR1AL
             in r17, OCR1AH
                                      ; next int 15625 ticks
             ldi r19, High (15625)
             ldi r18, Low (15625)
             add r16, r18
             adc r17, r19
             out OCR1AH, r17 7
             out OCR1AL, r16
             pop r19
             pop r18
             pop r17
             pop r16
             out SREG, r16
             pop r16
             reti
```

```
1 Hz square wave on PORTD bit 5, TIMER1 Fast PWM mode
                               ; high pulse, modè 14, /256
      ldi r16,$82
      out TCCR1A, r16
      ldi r16,$1c
      out TCCR1B, r16
      sbi DDRD,5
                               : output to backlight
      ldi r16, high (31249)
                               ; TOP = 31249
      out ICR1H, r16
      ldi r16, low(31249)
      out ICR1L, r16
      ldi r16, high (15624)
                               : Match = 15624
      out OCR1AH, r16
      ldi r16, low (15624)
      out OCR1AL, r16
Idle: rjmp Idle
```

```
; 1 Hz square wave on PORTD bit 5, TIMER1 Ph.Cor.PWM mode
                               ; high pulse, mode 10, /64
      ldi r16,$82
      out TCCR1A, r16
      ldi r16,$13
      out TCCR1B, r16
                               ; output to backlight
      sbi DDRD.5
                               ; TOP = 62500
      ldi r16, high (62500)
      out ICR1H, r16
      ldi r16, low(62500)
      out ICR1L, r16
                               : Match = 31250
      ldi r16, high (31250)
      out OCR1AH, r16
      ldi r16, low(31250)
      out OCR1AL, r16
Idle: rjmp Idle
```

ATmega32 Interrupts


There are 21₁₀ sources of interrupts in the ATmega32 processor. Each interrupt source has a unique interrupt vector location assigned to it, as shown below. Most interrupt sources have separate enable bits for each interrupt, which, along with the Global Interrupt Enable bit (I) in SREG, must be 1 to enable that interrupt to be recognized.


When an interrupt occurs, the ATmega32 first finishes the current instruction. Then the Program Counter (PC) is pushed onto the stack, and the Global Interrupt Enable (I, in SREG) is cleared to disable other interrupts. Unless the I bit is set to 1 by the interrupt service routine, the service routine thus cannot be interrupted by another source. The I bit is automatically set to 1 by the Return From Interrupt (reti) instruction.


Interrupt Vector Table


Address	Source	Definition
\$000	RESET	External Pin, Power-on, Brown-out, Watchdog, JTAG
\$002	INTO	External Interrupt Request 0
\$004	INT1	External Interrupt Request 1
\$006	INT2	External Interrupt Request 2
\$008	TIMER2 COMP	Timer/Counter2 Compare Match
\$00a	TIMER2 OVF	Timer/Counter2 Overflow
\$00c	TIMER1 CAPT	Timer/Counter1 Capture Event
\$00e	TIMER1 COMPA	Timer/Counter1 Compare Match A
\$010	TIMER1 COMPB	Timer/Counter1 Compare Match B
\$012	TIMER1 OVF	Timer/Counter1 Overflow
\$014	TIMERO COMP	Timer/Counter0 Compare Match
\$016	TIMERO OVF	Timer/Counter0 Overflow
\$018	SPI, STC	Serial Transfer Complete
\$01a	USART, RXC	USART Receive Complete
\$01c	USART, UDRE	USART Data Register Empty
\$01e	USART, TXC	USART Transmit Complete
\$020	ADC	Analog Conversion Complete
\$022	EE_RDY	EEPROM Ready
\$024	ANA_COMP	Analog Comparator
\$026	TWI	Two-wire Serial Interface
\$028	SPM_RDY	Store Program Memory Ready

ATmega32 External Interrupts









INTO is on PORTD bit 2
INT1 is on PORTD bit 3
INT2 is on PORTB bit 2



Timer Stuff

I/O Register Summary

	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit"1	Bit.0	Page
	\$3F (\$5F)	SREG		No. of Con-	N. H.	r s	R WV	N.	2		10
	\$3E (\$5E)	SPH					SP11	spfo.	679	Seg	in 12
	\$3D (\$5D)	ŠPL	\$87	SP6	\$84	SR4	SP3-	\$ 592	5## C	SPO	, 12
M	\$3C (\$5C)	OCR0		r0 Öutput Comps		A STATE OF THE STA	e Majorija sentra sentra	1 1		- ¥	82
	\$38 (\$58)	GICR					200		2000 to 1000 t	CENTAL	47, 67
J.	\$3A (\$5A) \$39 (\$59)	TIMŠK	OCIE2	TOIE2	TICIE1	OCIE1A	00/548	T-0154		data : Title	68
•	\$38 (\$58)	TIFR	OCF2	TOV2	#ICF1	OCF1A	OCIE18	JOIE1	OCIE0 OCF0	TOVO	# 82, 112, 130 == 83, 112, 130
	\$37 (\$57)	SPMCR	SPMIE	RWWSB	1	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	# 83, 112, 130 # 248
	\$36 (\$56)	FWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN **		TME	177
	\$35 (\$55)	MCUCR	\$E	SM2	SM1	SMO	中国和 国中华		Fig.		32, 68
	\$34 (\$54)	MCUCSR	лğ		- 1	JTRF	WDRF	BORF	EXTRF	PORE "	40, 67, 228
	\$33 (\$53)	_TCCR0	FOCO	WGM00	COM01	COM00	WGM01	CS02	ČS01	CS00 *	80
	\$32 (\$52)	TCNTO	Timer/Counter			•			2 57	स्थाता संवेश संस्थान	82
	\$31(1)(\$51)(1)	OSCCAL		bration Register	`				diratter	# 1	30
1	***********	OCDR	On-Chip Debu	· · · · · · · · · · · · · · · · · · ·	1 7, 220		77] 			224
(\$30 (\$50)	SFIOR TCCR1A	ADTS2	ADTS1 2	ADTS0	-	ACME	PUD	PSR2	PSR10	56,85,131,198,218
	\$2F (\$4F)	TCCRIB	ICNC1	COM1AD ICES1	COM1B1	COM180	FOC1A	FOC18	WGM11	WGM10	107
	\$2E (\$4E) \$2D (\$4D)	TCNT1H		1 - Counter Regi	ster High Byte	WGM13	WGM12%	E CS12	CS11	CS10	110
i	\$20 (\$40)	TCNT1L		1 - Counter Regi							111
	\$2B (\$4B)	OCR1AH			are Register A Hi	nh Byte		*			111
	\$2A (\$4A)	OCRIAL			are Register A Lo	<u> </u>	क करूप जनग	20 N 34 10 7	* * 7	* .	H = 111
-	\$29 (\$49)	OCR18H			are Register B His		a	· · ·		A	111
- 1	\$28 (\$48)	OCR18L			are Register B Lo		7		,	E 25 T	111
	\$27 (\$47)	ICR1H.	Timer/Counter	1 - Inpul Capture	Register High By	te i			. s	* *	111 ,
	\$26 (\$46)	ICR1L			Register Low By	·	* *	1	,	94 gr	111
	\$25 (\$45)	TCCR2	FOC2	WGM20	COM21	COM20 1	WGM21	* CS22	CS24	* CS20 *	125
	\$24 (\$44)	TCNT2	Timer/Counter			* * *	~	* * * * * * * * * * * * * * * * * * * *	X %.X ***		127
	\$23 (\$43)	OCR2		2 Output Compar	e Register				F 3	<u> </u>	127
.	\$22 (\$42)	*ASSR				, WDTOE	A82 *	TCN2UB.	OCR2UB	"ŤCŔŹŪĐ" "	128
	\$21 (\$41)	_ UBRRH -	URSĒL* *	* - Te	1	ACTON 1	WDE.	W0P2	K[11:8]	WDP0 *	164
	\$20 ⁽²⁾ (\$40) ⁽²⁾	UCSRC	URSEL	UMSEL "	UPM1 s	UPM0	USBS	ÚCSZ1	UCSZO	ÜCPOL	162
`	\$1F (\$3F)	EEARH	4 4	3. 2. 3	- 1	·	23.5	8.1.7	. « EEAR9 "	EEAR8	19 "
- 1	\$1E (\$3E)	EEARL',	EEPRÔM Addr	ess Register Lov	Byte *-		**************************************	* * * * * *	**	, ,,,,	4 2 19
	\$1D (\$3D)	EEDR .	EEPROM Data	Register	*		1			Ç (* %)	F- 19 ^F _* ,
-4	\$1C (\$3C)	EECR	- 1			- ,	EERIE "	EEMWE	EEWE .	*EERE *	₹ " 19
-	\$1B (\$3B)	-PORTA	PORTAT	PORTAG	PORTAS	PORTA4	PORTAB	PORTAD.	- PORTAT	PORTAG .	
- }	\$1A (\$3A)	DDRA	CUAZ	- DOAR	DDA5	DEA					64
ŀ	\$19 (\$39)	PINA '	400-000-000-000-000-000-000-000-000-000	BOOK OF THE PROPERTY OF THE PARTY OF THE PAR	100000000000000000000000000000000000000	No control of the con	COAS	DEAZ	.60A	20040	64*
ŀ	\$18 (\$38)		PINAT	PILAG	PINAS	PRAA	PINAS	P802	Physics	DESAS PIESAS	64°
ŀ	647/0071	PORTB	PORTEX	PORTEG (POF 85	PORTB4	PINAY PARAS		Pilip PCR181	BOAC Picas PORTEC	64* 64 64
- 1	\$17 (\$37) \$16 (\$36)	DDRB	PORTEX PDG7	PORTES.		PORTB4 DOBA	PINAS PORTAS DOMA	PAGE BORTEZ BGBZ	PRAT CRES CORT	DDAD PRAS PORTED DOBO	64 64 64 64
}	\$16 (\$36)	DDR8	PORTEX SPDS7 SHAD7	PORTER (DOMA PINSO	PORTER DOSES PROSES	FORTEA DOBA PITABA	PINAS PORTRA DIJES PINES	PALAZ PORTE P 2082 WHEE	PNR BORTPE CORT PINST	BBCAD PICAS POR SEC DOBO PRIBLI	64° 64 64 64 65°
-	\$16 (\$36) \$15 (\$35)	DDRB	PORTEX PDG7	PORTES.	POF 85	PORTB4 DOBA	PINAS PORTAS DOMA	PAGE BORTEZ BGBZ	PRAT CRES CORT	BDAD PINAD PINAD PORTED COBA PRIBD PORTED	64° 64 64 64 65° 65°
	\$16 (\$36)	DDR8 PINB PORTC	PORTEX PORT PORTC	ROPERS SDORE PINES PORTOS	PORTER DOSES PROSES	PORTBA BOBA PINBA PORTGA	PINAS PORTES DOBS PINES PORTOS	PAIAS SORES SORES PAIGE	PNI BORTE DOM: PNB: PGRICS	BBCAD PICAS POR SEC DOBO PRIBLI	64° 64 64 64 65°
	\$16 (\$36) \$15 (\$35) \$14 (\$34)	DDR8 PINB PORTC DDRC	PORTEX BOST BINDT PORTEX PORTEX PINCT PORTEX	PORTES YDORG PINES PORTES TODES PINES PORTES	PORTER DOSES PROSES	PORTES PORTOS DECA	PORTES PORTES DOBS PINES PORTOS DOCE	PRING BORER BORE WHEEL PORTCE DECE	PINAT PERTOTE DOM PINAT FURITS DOCT PINCT PORTOT	BDAC PISAD PORTED COBO READ PORTED DDGG	64° 64 64 64 65° 65° 65°
	\$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33)	DDRB PINB PORTC DDRC PINC	#OFTEN #BOST #UMBT PORTOT DES PINGS #GRIDX DODY	FORFERS FORFERS PURBS PORTUG PORTUG PORTUG PORTUG DODG	POR 85 DUBB SHUBS PORTES DDGS PINCS	FORTEA DOBA PORTOS DOCA PINCA PINCA PORTOA GODA	PINAS PORTES PINES PORTES PORTES PORTES PORTES PORTES PORTES PORTES PORTES PORTES	PROS SCRIPE SCRIP WHE: PORTCE TUBES PURCS PORTBS	PINA) DORTESTOS DORTESTOS PINAT PORTO DOCT PINOT	BDAG PRIZO PGRIBE DDBG S RRIBO PORTDO DDGD PNED PORTDO DDGD PNED PORTDO	64° 64 64 64 65° 65° 65° 65
	\$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30)	DDRB PINB PORTC DDRC PINC PORTD DDRO PIND	#OFTEN #GOST #UMBN PORTOT DUST PINGS #GRIDX DODY PINOS	FORFERS SDORG PINES PORTUS DUCS PINES DUCS PINES DUCS PINES	PORTES PORTES PORTES PORTES PORTES PORTES	PORTEA DOBA PORTGE DOGA PINCA PROCA	PINAS PORTES PINAS PORTES PORTES PORTES PORTES PORTES	PROS SORTES SORT MISS PORTCO TUBES PUNCS PORTES	PINAT PERTOTE DOM PINAT FURITS DOCT PINCT PORTOT	POAC PRIZE PORTER DOBA PRIZE PORTER DECE PRIZE PORTER PORTER PORTER PORTER PORTER PORTER PORTER	64° 64 64 65° 65° 65° 65° 65° 65°
	\$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F)	DDRB PINB PORTC DDRC PINC PORTD DORC PORTD DORO PIND SPDR	#OFTES GOSZ BINBT PORTC J DOG PINICT GORTDX DODY J PINOT SPI Oata Regi	ROAT BASS SIDORO PANBO ROAT DE TODOS PINNOS PORTOS DIDOS PINDO STÉR	PORTES PORTES PORTES PORTES PORTES PORTES	FORTEA DOBA PORTOS DOCA PINCA PINCA PORTOA GODA	PINAS PORTES PINES PORTES PORTES PORTES PORTES PORTES PORTES PORTES PORTES PORTES	PROS SCRIPE SCRIP WHE: PORTCE TUBES PURCS PORTBS	PINATED STATES CONTROL OF THE PORTOR OF THE	DDAG PICAU PICAU PORTO DOBG PRABS FORTO DEGE PINES FORTO BEEGE PRIDG PORTO BEEGE PRIDG PORTO BEEGE PRIDG	64' 64 64 65' 65' 65' 65' 65' 65' 1 65' 65 1 38
	\$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$1 (\$35) \$11 (\$35) \$10 (\$30) \$0F (\$2F) \$0E (\$2E)	DORB PINB PORTC DDRC PINC PORTD DDRO PIND SPDR SPSR	PORTEX PO	PORTES DOBE PURB PORTOS DODE TIMES PORTOS DODE TIMES PORTOS PORTOS PINDE TIMES PINDE TIMES	POK 88 DUBBL STUBS PORTES DIDES PORTES DODES PORTES DODES PORTES DODES PORTES	PORTES DOBA PRIBA PORTES DOLA PRICA RORTOS GOODS PINDA A	PINAS PORTES DOBS PHES PORTOS DOC! PORTOS PORTOS	PORTER DORTER DORTER DORTER FOATCO DARCS POATCO DARCS POATCO POAT	eina Borté Dobi Finat Poete Boot Pilot Borto Boot Pilot Boot Poeto Boot Pilot Boot Pilot Boot Pilot Boot Pilot Boot Pilot Boot Pilot	DDAG PRADU PRADU PRADU PRADU PRADU PRADU PRADU PRADU PRATU PRATU PORTOR PORTOR PRADU PRADU PRATU PORTOR PRADU PRADU PRADU PRATU PORTOR PRADU PRA	64' 64 64 65' 65' 65' 65' 65' 138
	\$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D)	DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPOR SPSR SPCR	PORTEX BOST RIMBY PORTO DOGS PINST SORTD DODY BINDY SPI Data Regi ; SPIF SPIE	TICATES SOURCE PURBS PUR	PORTES PORTES PORTES PORTES PORTES PORTES	FORTEA DOBA PORTOS DOCA PINCA PINCA PORTOA GODA	PINAS PORTES PINES PORTES PORTES PORTES PORTES PORTES PORTES PORTES PORTES PORTES	PROS SCRIPE SCRIP WHE: PORTCE TUBES PURCS PORTBS	PINATED STATES CONTROL OF THE PORTOR OF THE	POAC PICEU PICEU PORTEC DOBO PARAS PORTEC DOSO PARES PORTEC DOSO PORTEC	64° 64 64 65° 65° 65° 65° 65° 65° 65° 1 38 138 138
	\$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$37) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C)	DDRB PINB PORTC DDRC PINC PORTD DDRO PIND SPDR SPSR SPCR UDR	POHTEX SOCIAL POHTEX POHTE DOG PINST SGRTD DOD HINDT SPI Data Reg SPIE USART NO Do	TOP FEB STORE STORE PARTE PORTE DEDE PORTE PORTE DEDE PORTE DEDE PORTE STÉT WCOL SPE Ta Register	POR 88 DOBBI PROBS PROS PORTOS DOS PROS PROS PROS DOS PROS DOS PROS DORD	PORTES DOBA ENBA ENBA PORTO DOCA PINCA PORTO GOGS PINDA A MSTŘ	PINAS PORRES DOBS PINES PINES PORTOS SODO PINOS PORTOS SODO PINOS CPOL,	PORTER BORZ BORZ BORZ BORTO DRC2 PINTS PORTES	PINA BORT 6 VIV DOBT PINA PRAITS DOCT PINO! FORTO PINO! SPR1	POAC PRIZE POACHER DOBO POACE	64° 64 64 65° 65° 65° 65° 65° 65° 1038 138 136 159
	\$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$20) \$0B (\$2C) \$0B (\$2C)	DDRB PINB PORTC DDRC PINC PORTD DDRO PIND SPOR SPOR SPCR UDR UCSRA	POHTEX SOCIAL SOCIAL SOCIAL PORTICI SOCIAL SOCIAL PINAT SOCIAL SPIP SPIP SPIP USART NO DE RXC	TOATES SOURCE PUNDS PUNDS PORT SO FINES PORT SO PORT S	POR 88 DOBB PROBS PROBS PORTOS PROBS	PORTES DOBA ENDA PORTOS DOCA PINICA PORTOS DODA PINIDA A MSTR	PINAS PORERS DOBS PORES PORTOS SOCIA PORTOS PINOS PINOS PORTOS DOBS PINOS CPOL DOR	PROPERTY BOAT COMMENT OF THE COMMENT	PINA BORTER COST PINA PORTO PO	DDAD PINAS PINAS PORTED DDBO PRIMA PORTED DDCB PINGU PORTED BDDR PINGU STERM BDR PROB I	64° 64 64 65° 65° 65° 65° 65° 65° 65° 138 138 138 138 159 160
	\$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A)	DDRB PINB PORTC DDRC PINC PORTD DORD PIND SPOR SPSR SPCR UDR UCSRA GCSRB	PORTEX SDORT PORTE	TOATES COURT PURE PURE PURE PORTO PO	POR 88 DOBBI PROBS PROCS DOGS PROCS PROCS PROCS PROCS PROCS DOGS PROCS PROCS DOGS DOGS DOGS DOGS DOGS DOGS DOGS DOG	PORTES DOBA ENBA ENBA PORTO DOCA PINCA PORTO GOGS PINDA A MSTŘ	PINAS PORRES DOBS PINES PINES PORTOS SODO PINOS PORTOS SODO PINOS CPOL,	PORTER BORZ BORZ BORZ BORTO DRC2 PINTS PORTES	PINA BORT 6 VIV DOBT PINA PRAITS DOCT PINO! FORTO PINO! SPR1	POAC PRIZE POACHER DOBO POACE	64 64 64 65 65 65 65 65 65 65 65 65 65 65 65 65
	\$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0S (\$2B) \$0A (\$2A) \$0S (\$2B)	DDRB PINB PORTC DDRC PINC PORTD DDRO PIND SPOR SPSR SPCR UDR UCSRA GCSRB UBRRL	FORTEX FO	TOATES SOURCE PUNDS PUNDS PORT SO FINES PORT SO PORT S	POR 88 DOBB FRING FRING FORTOS DOBB FRING FRING DORD UDRE ÜDRIE V Byte	PORTES DOBA ENDA PORTOS DOCA PINICA PORTOS DODA PINIDA A MSTR	PORTS PORTS DDB3 PORTC3 DDC4 PINC3 PORTD3 PORTD3 PORTD4 PORTD5 DDC4 PORTD5 DDC7 TXEN	PAUL CONTEST DOST DISCS PUNCS	eINA BORTES DUBIT FINETE DOCI PINOT FORTO COOLI FINOT SPR1 UZX RXB8	PRACE PRACE PRACE PORTER CORO PRACE	64' 64 64 65' 65' 65' 65' 65' 138 138 138 159 160 161
	\$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$1 (\$33) \$1 (\$33) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$0 (\$2A) \$0 (\$2B) \$08 (\$2B)	DDRB PINB PORTC DDRC PINC PORTD DORD PIND SPOR SPSR SPCR UDR UCSRA GCSRB	PORTEX SDORT PORTE	TOATES DOBE PORTO PLOSE PORTO PORTO PORTO PORTO PORTO PORTO SPE A Register TXC -TXCIE Rate Register Love	POR 88 DOBBI PROBS PROCS DOGS PROCS PROCS PROCS PROCS PROCS DOGS PROCS PROCS DOGS DOGS DOGS DOGS DOGS DOGS DOGS DOG	PORTEA BORR ENHA PORTOE DOCK PINCA ROBIOS SOUDS FINDA — MSTR FE RXEN	PINAS PORERS DOBS PORES PORTOS SOCIA PORTOS PINOS PINOS PORTOS DOBS PINOS CPOL DOR	PROPERTY BOAT COMMENT OF THE COMMENT	PINA BORTER COST PINA PORTO PO	DDAD PINAS PINAS PORTED DDBO PRIMA PORTED DDCB PINGU PORTED BDDR PINGU STERM BDR PROB I	64' 64 64 65' 65' 65' 65' 65' 138 138 138 138 159 160 161 164
	\$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0S (\$2B) \$0A (\$2A) \$0S (\$2B)	DDRB PINB PORTC DDRC PINC PORTD DDRO PINC SPOR SPSR SPCR UDR UCSRA ÚCSRB UBRRL ACSR	FORTEX SECST SELECTION SECST SELECTION SECST SECST SECST SPIE USART I/O De RXC RXCIE USART BRUGA 1 ACD	TOTAL BE STORM BE PANSE PANSE PORTOS PORTOS PORTOS PINDE STE WCOL SPE ta Register TXC TXCIE Rate Register Lo. ACSG	POR 88 DOBR DOBR PORTCS DOS PORTCS DOS PORTCS DOS PINOS PINO	DORTER BORR BORR ENDA CORTO DOCA PINCA RORTO CODO FINDA MSTR FE RXEN	PINAS PORTES DDES PINES PORTES	PORTER BORZ BORTER BORZ BORTER BORTCS FUNCE PORTER BORTCS FUNCE FU	PINA BCRT 6 DOBT PINA PRICE BCC PINO BCRT C COOL RINO PINO SPR1 U2X RX88	POAGE PINEU PORTEG DOBO PARIBO DOBO PARIBO PORTEG PORTEG PORTEG SOBO PINEU PORTEG SOBO POR	64' 64 64 65' 65' 65' 65' 65' 138 138 138 159 160 161
	\$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$37) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2E) \$0A (\$2A) \$09 (\$2E) \$09 (\$2E) \$04 (\$2E) \$05 (\$2E) \$05 (\$2E) \$06 (\$2E) \$07 (\$2E) \$08 (\$2E) \$09 (\$2E)	DDRB PINB PORTC DDRC PINC PORTD DDRO PIND SPDR SPSR SPCR UDR UCSRA GCSRB UBRRL ACSR ADMUX	PONTEX SOCIAL SOCIAL PONTCI ODG: PINST ODG: PINST ODG: PINST SPI Data Regi: , SPIF SPIE USART I/O Da RXC RXCIE USART Baud. i ACD i RES1 i ADEN ADC Data Regi	TORES ODDE PINES PORTS	POR 88 DOBB PORTES PORT	DONAL PROPERTY OF THE PROPERTY	PINAS PORRES DDB3 PINES PORTOS PORTOS PORTOS PORTOS PORTOS PORTOS PORTOS PORTOS ACIE MŮX3	PORTER BORTER BORTER BORTER BORTER FORTER PORTER PO	PINA BCRT 6 DOBT PINAT PORTO PORTO PINOT SPR1 U2X 1 RXB8	PINAU PORTEO DE LA CISO LA MUXO MUXO MUXO MUXO MUXO MUXO MUXO MUXO	64' 64 64 65' 65' 65' 65' 65' 65' 138 138 138 139 136 159 160 161 164 199
	\$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$33) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$08 (\$28) \$0A (\$2A) \$08 (\$28) \$07 (\$27) \$06 (\$25) \$08 (\$25)	DDRB PINB PORTC DDRC PINC PORTD DORD PIND SPOR SPSR SPCR UDR UCSRA GCSRB UBRRL ACSR ADMUX ADCH ADCH ADCH ADCH ADCL	FORTEX FORTEX	TOP TENDER TOP	POR 88 DOBR DOBR PRIME PORTCS DOGS PINOS SECRICIS DODS FINOS DORD UDRE ÜDRIE V Byte ACO ADLAR ADATE	DONAL PROPERTY OF THE PROPERTY	PINAS PORRES DDB3 PINES PORTOS PORTOS PORTOS PORTOS PORTOS PORTOS PORTOS PORTOS ACIE MŮX3	PORTER BORTER BORTER BORTER BORTER FORTER PORTER PO	PINA BCRT 6 DOBT PINAT PORTO PORTO PINOT SPR1 U2X 1 RXB8	PINAU PORTEO DE LA CISO LA MUXO MUXO MUXO MUXO MUXO MUXO MUXO MUXO	64° 64 64 65° 65° 65° 65° 65° 65° 65° 65° 138 138 138 138 139 136 159 160 161 164 199 214 216
	\$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0S (\$2E) \$0A (\$2A) \$09 (\$2E) \$08 (\$2E) \$08 (\$2E) \$09 (\$2E) \$08 (\$2E) \$09 (\$2E) \$00 (\$2E) \$00 (\$2E) \$00 (\$2E) \$00 (\$2E) \$00 (\$2E)	DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPOR SPSR SPCR UDR UCSRA ÚCSRB UBRRL ACSR ADMUX ADCSRA ADCH ADCH TWDR	FORTEX FORTEX	TOTAL BE TOTAL	POR 88 DOBR DOBR PORTCS DOS PORTCS DOS PINOS PINOS DORD UDRE ÜDRIE V Byte ACO ADLAR ADATE	DORTER BORR BORR ENDA PORTO DOCA PINCA PORTO BOCOS PINDA MSTR FE RXEN ACI MUX4 ADIF	PORTES DOBS PORTES DOBS PORTES PORTES PORTES PORTES PORTES PORTES PORTES PORTES PORTES ACIE MÚX3 ADIE	PORTER BOSZ BOSZ BOSZ BOSZ BOSZ BOSZ BOSZ BOSZ	PINA BCRT6 DOBT DOBT PINB PROTE DOCT PINOT COOL RINOT SPR1 U2X RX88 ACIS1 MUX1 ADPS1	PINAU	64° 64 64 65° 65° 65° 65° 65° 66° 66° 66° 66° 66°
	\$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$2B) \$08 (\$2B) \$08 (\$2B) \$09 (\$2B) \$00 (\$2B)	DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR SPDR SPSR SPCR UDR UCSRA CGSRB UBRRL ACSR ADMUX ADCSRA ADCH ACCL TWAR	PONTEX SOCIAL SO	TOATES TOATES TOATES PARTE PORTOS	POR 88 DOBB PORTS PORTS DOGS PORTS PORTOS DODS PINOS DORD UDRE ÜDRIE V Byte ACO ADLAR ADATE TWAA	PORTER BORN PORTER PORT	PINAS PORRES DDES PORRES DDES PINES PORTOS PORTOS PORTOS PORTOS PORTOS PORTOS ACIE MÚX3 TADIE	PAUS PORTES BIORZ BIORZ FORTCS FUNCS PORTES POR	PINA BCRT 6 DOBT PINA PORTO PO	PINASS PORTED PORTO ACISO ACISO ACISO ADPSO ACIPO ADPSO ACIPO ACIP	64' 64 64 64 65' 65' 65' 65' 65' 65' 138 138 138 138 139 140 159 160 161 164 199 214 216 217 179
	\$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0S (\$2E) \$0A (\$2A) \$09 (\$2E) \$08 (\$2E) \$08 (\$2E) \$09 (\$2E) \$08 (\$2E) \$09 (\$2E) \$00 (\$2E) \$00 (\$2E) \$00 (\$2E) \$00 (\$2E) \$00 (\$2E)	DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPOR SPSR SPCR UDR UCSRA ÚCSRB UBRRL ACSR ADMUX ADCSRA ADCH ADCH TWDR	POHIE S PORTS PORT	TOTAL BE TOTAL	DORD UDRE UDRE UDRE V Syte ACO ADLAR ADATE TWA4 TWS5	DORTER BORR BORR ENDA PORTO DOCA PINCA PORTO BOCOS PINDA MSTR FE RXEN ACI MUX4 ADIF	PORTES DOBS PORTES DOBS PORTES PORTES PORTES PORTES PORTES PORTES PORTES PORTES PORTES ACIE MÚX3 ADIE	PORTER BOSZ BOSZ BOSZ BOSZ BOSZ BOSZ BOSZ BOSZ	PINA BCRT6 DOBT DOBT PINB PROTE DOCT PINOT COOL RINOT SPR1 U2X RX88 ACIS1 MUX1 ADPS1	PINAU	64' 64 64 65' 65' 65' 65' 65' 65' 138 138 138 136 159 160 161 164 199 214 216 2217 179

Notes: II. When the QCDEN Fuse is unprogrammed, the OSCCAL*Register is always accessed on this address. Refer to the debugger specific documentation for details on how to use the OCDR Register.

2. Refer to the USART-description for details on how to access UBBBH and UCSRC


3. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.


4. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI-instructions will operate on all bits in the I/O_Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.

we will

Carles Inch

PORT





Mode	WGM13	(CTC1)	(PWM11)	(PWM10)	Operation	тор	OCH1x	on
0	0	O	0	0	Normal	OXFFFF	Immediate	MAX
1	, 0	0	ο ,	1	PWM, Phase Correct, 8-bit	0x00FF	TOP	BOTTOM
2	0	0	1 , 1	0	PWM, Phase Correct, 9-bit	0x01FF	TOP	BOTTOM
3	0	0	1	1	PWM, Phase Correct, 10-bit	0x03FF	TOP	BOTTOM
4	0	1	0	0	стс	OCR1A	Immediate	MAX
5	0	1	0 .	1	Fast PWM, 9-bit	0x00FF	BOTTOM	тор
6	0	1	1′	0	Fast PWM, 9-bit	0x01FF	BOTTOM	TOP
7	0	11	1	1	Fast PWM, 10-bit	0x03FF	BOTTOM	ТОР
8	1	0	0 1	0	PWM, Phase and Frequency Correct	ICR1	воттом	BOTTOM
9	1	0	o į	1	PWM, Phase and Frequency Correct	OCR1A	BOTTOM	ВОТТОМ
10	1	0	1	0	PWM, Phase Correct	ICR1	TOP	воттом
11	1	0	1	1	PWM, Phase Correct	OCR1A	ТОР	BOTTOM
12	*		0	0	стс	ICR1	Immediate	MAX
13	7~	1	0	1	Reserved		_	_
14	1	1	1	0	Fast PWM	ICR1	воттом	TOP
15	1	1	1 }	1	Fast PWM	OCR1A	BOTTOM	TOP

Effect on bit 5 (OC1A) or bit 4 (OC1B) of PORTD

Frequency Correct
1109401107 0011000
h, OC1B not used
tch while \
tch while ↓
ŀ

Touch Screen

The Touch Screen is built from two layers of transparent material with a resistive coating on each, separated by small spacers so they normally do not touch. One layer has contacts across the top and bottom, and the other layer has contacts across the left and right sides. Although the Touch Screen is mounted on top of the Graphic Liquid Crystal Display (GLCD), it has no electrical relation to it. Connections to PORTA are as follows:

PORTA b	<u>it 3</u>	PORTA bit 2		PC	ORTA bit 1	PORTA bit 0	
	0	0	-	+5	-		_
Now Heal	0	1	+5	-	0	00	
Na Horr	1	0	-	+5		0	
·	1	1	+5	-	0	0	
	Co	ntact connection →	right	top	left	bottom	


The first and last lines in the table above are not useful. The 2^{nd} line (**PORTA** = %xxxx01xx) is used to sense horizontal position of the touch. The 3^{rd} line (**PORTA** = %xxxx10xx) is used to sense vertical position of the touch. See the diagrams on the back for a good description of operation. (Right and left are reversed there.)

To measure horizontal position of the touch, +5 volts is connected to the right side of one layer, while the left side of that layer is at 0 volts. When a touch occurs, the other layer is connected to the first at the point of contact, and the voltage at that point is determined by the resistive divider formed by the resistance from the point of contact to the right and left sides. Similarly, to measure vertical position of the touch, +5 volts is connected to the top of the second layer, while the bottom of that layer is at 0 volts. When a touch occurs, the first layer is connected to the second at the point of contact, and the voltage at that point is determined by the resistive divider formed by the resistance from the point of contact to the top and bottom edges. Note that the resistance of the layer being used to sense the point of contact voltage is unimportant, because the current flowing into the sensor is negligible, and thus the voltage drop across the resistance of that layer is negligible.

To use the Touch Screen, you must separately determine the horizontal and vertical position of the touch by setting up values on **PORTA** bits 3 and 2 and then digitizing the resulting voltages on **PORTA** bits 1 or 0.

Single-Ended Analog to Digital Converter

"Single-Ended" means individual voltages measured with respect to ground 10-bit resolution, successive approximation, 8 analog inputs (bits of **PORTA**)



Differential Analog to Digital Converter

"Differential" means the value digitized is the difference between two voltages 10-bit resolution, successive approximation, 8 analog inputs (bits of **PORTA**), 2's complement



ADMUX	7 6 5 4 3 2 1 0	← (other	cases on "Si	ngle-Ended"	sheet)	0-0
	$\uparrow\uparrow\uparrow\uparrow\uparrow$	Value to be digit	tized Gain	, .		APCO - 4PCO
	01000	ADC0 - ADC0	, 10x	check	75	Apco - 4Pco== 0
	01001	ADC1 – ADC0	10x			
•	01010	ADC0 - ADC0	↑ 200x			•
	01011	ADC1 - ADC0	200x			•
	0 1 1 0 0	ADC2 – ADC2	10x			
	0 1 1 0 1	ADC3 – ADC2	10x			
	01110	ADC2 - ADC2	200x			
	0 1 1 1 1	ADC3 – ADC2	200x			
	10000	ADC0 - ADC1	1x			
	10001	ADC1 - ADC1	1x			
	10010	ADC2 - ADC1	1x			
	10011	ADC3 - ADC1	1x			
	10100	ADC4-ADC1	1x			•
	10101	ADC5 - ADC1	1x			
	10110	ADC6 - ADC1	1x			
	10111	ADC7 – ADC1	1x			
	11000	ADC0 – ADC2	1x		•	
	1 1 0 0 1	ADC1 – ADC2	1x			
	1 1 0 1 0	ADC2 – ADC2	1x			
•	1 1 0 1 1	ADC3 – ADC2	1x			
	11100	ADC4 – ADC2	1x			
	1 1 1 0 1	ADC5 - ADC2	1x			

Analog to Digital conversion times

First	conversion
Normal	single-ended
Auto-T	riggered
Normal	differential

25 ADC clock cycles 13 ADC clock cycles 13.5 ADC clock cycles 13-14 ADC clock cycles

rate at which concerning market

15KHz 10K times per seemed 30KHz 5 KHZ as 4KH - televilar mere

Yatchdog Timer ontrol Register --**WDTCR**

Bit	7 .	6	δ,	4	3	2	1,	0	
	-	_	-	WDTOE	WDE	WDP2	WDP1	WDP0	WOTCR
Read/Write	Ř	R	. B	R/W	.R/W	R/W	R/W	RW	
Initial Value	0	ο ,	0	. 0	0	0	0	0	

• Bits [7:5] - Reserved Bits

These bits are reserved bits in the ATmega32 and will always read as zero.

Bit 4 – WDTOE: Watchdog Turn-off Enable.

This bit must be set when the WDE bit is written to logic zero. Otherwise, the Watchdog will not be disabled. Once written to one, hardware will clear this bit after four clock cycles. Refer to the description of the WDE bit for a Watchdog disable procedure.

Bit 3 – WDE: Watchdog Enable

When the WDE is written to logic one, the Watchdog Timer is enabled, and if the WDE is written to logic zero, the Watchdog Timer function is disabled. WDE can only be cleared if the WDTOE bit has logic level one. To disable an enabled Watchdog Timer, the following procedure must be followed:

- In the same operation, write a logic one to WDTOE and WDE. A logic one must be written to WDE even though it is set to one before the disable operation starts.
- Within the next four clock cycles, write a logic 0 to WDE. This disables the Watchdog.

• Bits [2:0] - WDP2, WDP1, WDP0: Watchdog Timer Prescaler 2, 1, and 0

The WDP2, WDP1, and WDP0 bits determine the Watchdog Timer prescaling when the Watchdog Timer is enabled. The different prescaling values and their corresponding Timeout Periods are shown in Table 17.

Table 17. Watchdog Timer Prescale Select


WDP2 WDP1 WDP0		WDP0	Number of WDT Oscillator Cycles	Typical Time-out at V _{CC} = 3.0V	Typical Time-ou at V _{cc} = 5.0V	
0	0	0	16K (16,384)	17.1ms	16,3ms	
0	0.	1	32K (32,768)	34.3ms	32.5ms	
0	1	0	64K (65,536)	68.5ms	65ms	
0	1	1	128K (131,072)	0.14s	0.13 s	
1	0	0	256K (262,144)	0.27s	0.26s	
1	0	1	512K (524,288)	0.55s	0.52s	
1	1	0	1,024K (1,048,576)	1.1s	1.0s	
1	1	1	2,048K (2,097,152)	· 2.2s	2.1s	

The Watchdog Timer is clocked from a separate On-chip Oscillator which runs at 1MHz. This is the typical value at $V_{CC} = 5V$. See characterization data for typical values at other V_{CC} levels. By controlling the Watchdog Timer prescaler, the Watchdog Reset Interval can be adjusted as shown in Table 17 on page 42. The WDR - Watchdog Reset - Instruction resets the Watchdog Timer. The Watchdog Timer is also reset when it is disabled and when a Chip Reset occurs. Eight different clock cycle periods can be selected to determine the reset period. If the reset period expires without another Watchdog Reset, the ATmega32 resets and executes from the Reset Vector. For timing details on the Watchdog Reset, refer to page 40.

To prevent unintentional disabling of the Watchdog, a special turn-off sequence must be followed when the Watchdog is disabled. Refer to the description of the Watchdog Timer Control Register for details.


) chrathan Macher

Universal Synchronous/Asynchronous Receiver and Transmitter (USART)



In synchronous mode, the DDR bit for the clock signal determines master (clock out) or slave (clock in) mode

ATmega32 Pinout



'X' Try in las

PIN 14 and 15 aced to he a

sover possible van to porto

I/O Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$3F (\$5F)	SREG	mais a	i differentia de la	CHARLED COLL	Programme Section 1	15.79	2 21 3427			10
\$3E (\$5E)	SPH						38 W.	302	1 TH	12
\$3D (\$5D)	SPL	神経療化ション	Same of the same o	i de la composição de la c	255	1 4.95	\$50	2,0,0,0		12
\$3C (\$5C)	OCR0	Timer/Counter	Output Compa		Formations for some					82
\$38 (\$58)	GICR	and a second second						- C-0000	10000000000000000000000000000000000000	47, 67
\$3A (\$5A)	GIFR TIMSK	ALE THE PERSON NAMED IN				2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	新教型 人。 2		40年的基础	68
\$39 (\$59) \$38 (\$58)	TIFR	OCF2	TOIE2	TICIE1	OCIE1A OCF1A	OCIÉ1B	TOIE1	OCIEO	TOIEO	82, 112, 130
\$37 (\$57)	SPMCR	SPMIE	RWWSB	(CF)	RWWSRE.	OCF18 BLBSET	TOV1	OCF0	TOVO "	# 83, 112, 130
\$36 (\$56)	TWCR	TWNT: #	TWEA	TWSTÄ	TWSTO	TWWC	TWEN	PGERS	TWE	248 177
\$35 (\$55)	MCUCR	SE	SM2	SM1	SMC		KC10	18004	18060	32, 66
\$34 (\$54)	MCUCSR	JTD	1602		JTRF	MINESTER E	BORF	EXTRF	PORF	40, 67, 228
\$33 (\$53)	TCCR0	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	80
\$32 (\$52)	TCNTO	Timer/Counter	0 (8 Bits)	A	7	# 1		54 N		82
\$31 ⁽¹⁾ (\$51) ⁽¹⁾	OSCCAL	Oscillator Calit	oration Register							30
43111 (431)	OCDR	On-Chip Debu								224
\$30 (\$50)	SFIOR	ADT\$2	шчАОТ\$1	AOTSO =	"	ACME	Leg BUG I a	PSR2	PSR10	56,85,131,198,218
\$2F (\$4F)	TCCR1A	COM1A1	COM1AD	COM1B1	COM180 x	FOC1A	FOC1B	WGMT1	WGM10	107
\$2E (\$4E)	TCCR1B	ICNC1	ICES1		WGM13	WGM12	C\$12	CS11	CS10	110
\$2D (\$4D)	TCNT1H		1 - Counter Regis							111
\$2C (\$4C)	TCNT1L		1 - Counter Regis		ab Buta		 			111
\$2B (\$4B) \$2A (\$4A)	OCRIAH OCRIAL		1 - Output Comp			g #	- F		я	111
\$29 (\$49)	OCR18H		1 - Output Comp				·			111
\$28 (\$48)	OCRIBL		1 - Output Comp			y	ì	·	* **	111
\$27 (\$47)	ICR1H		1 - input Capture				·			111
\$26 (\$45)	ICR1L		1 - Input Capture							111
\$25 (\$45)	TCCR2	,* FOC2	WGM20	COM21 *	COM20	WGM21	C\$22	CS21	CS20	125
\$24 (\$44)	TCNT2	Timer/Counter/	2 (8 Bíts)					1		7 127
\$23 (\$43)	OCR2	Timer/Counter	2 Output Company	e Register	· · · · · ·	•				127
\$22 (\$42)	ÅSSR					AS2	TCN2UB	OCR2UB	TCR2UB	128
\$21 (\$41)	WDTCR						ككفيته فتعارف فالمنابع فالمستحدد	AND DESCRIPTION OF THE PARTY.	military positi	42
\$20 ⁽²⁾ (\$40) ⁽²⁾	UBRRH *	JURSEL	* *_		2 - 0	Home Hill .		4[11].8] _{F**}	and an experience of the contract of	164
	UCSRC	URSEL	UMSEL"	UPM1 -	x UPMO z	USBS	UCSŽ1	UCSZO	UCPDL	162
\$1F (\$3F)	EEARH	CCCCC4444			" _ x मर्रा।	24		"EEAR9	EBAR8	19:
\$1E (\$3E) \$1D (\$3D)	EEARL EEDR	EEPROM Data	ess Register Cow	7.			F PHILE PAI	v; 8° 41 10		19
\$1C (\$3C)	EECR		1,50,3151	No.	<u> </u>	EER/E	EEMWE	EEWE	" cene	
\$18 (\$38)	PORTA	Name and Address of the Owner, where				The Control of the Co	1.20210			64
\$1A (\$3A)	DDRA		rfac (DCL) and						Lagran	64
\$19 (\$39)	PINA			Windows III	Park Film Appellan		idation to	ALCOHOL:	Sweet files of the	64
\$18 (\$38)	PORTB	Majalak seria	4 P. C. L. S.	" [alexander	liter (response) 🔒	Transfer.	ചരുത്തുടർ	STREET, A	28°9 55' 15'	64
\$17 (\$37)	DORB	Side (A.	(n 1 , ulet S	· pe	Rengio (algalia) (1999) seri	M-prett.	经过 数据	· -21131-2	picec.	64
\$16 (\$36)	PINB		CAP 265 (St.)	A shirt of the	62 ml 2 12 mg	≏10 '±1.]**	MANUFET AND	相談可能	(m) (c) (c) (c) (c)	65
\$15 (\$35)	PORTC	Grigoria de Contra	Mary Con	**************************************	A CARCOLL	Cally de	N. P. C. D.C.	r y 19o'a ge. ⊿⊈	messe com	65
\$14 (\$34)	DORC	100		11000 144	DOLLAR		A Just 1	*# P. O. O. C.		65
\$13 (\$33)	PINC		P. P. N.		E STREET				dience a	65 "
\$12 (\$32)	PORTD			A 40 (4 (7 PM)	CANTE OF THE			ar Heistell	KILLEY John	65
\$11 (\$31)	DDRO				into the			A PERSONAL PROPERTY OF THE PERSON NAMED IN COLUMN TWO IN COLUMN TO THE PERSON NAMED IN COLUMN TO		65
\$10 (\$30)	PIND	SPI Data Regis		-	THE PERSON NAMED IN	the state of the state of	The second second	Total Property of the Party of		65
\$0F (\$2F) \$0E (\$2E)	SPSR	SPIF	WCOL	* 1	E 2 30			N	*	138
\$0E (\$2E) \$0D (\$2D)	SPCR	SPIE	SPE	s DORD	MSTR +	CPOL	CPHA	SPR1	SPI2X SPRO	138
\$0C (\$2C)	UDR	USART I/O De		- 50/10	100 117 9		<u> </u>	A 5.2	JPRV ∪* gill	159
\$08 (\$28)	UCSRA	RXC	TXC	UDRE	FE	DOR	PE T	[®] U2X	MPCM >	180
\$0A (\$2Å)	UCSRB	RXCIE	TXCIE	UDRIE	AXEN	TXEN	2 VC8Z2	PX86	TXBS	181
\$09 (\$29)	UBRRL		tate Register Lov		8	100	# *	i it	- E	184
\$08 (\$28)	ACSR	ACD	ACBO.	ACO	ACI	Acie	ACIC 1	ACHS1	ACISO	199
\$07 (\$27)	ADMUX	REFS1	REFED	ADLAR	MUX4	MUXX	MAKE	MUX)	MUXID	214
\$06 (\$25)	ADCSRA	ACIEN	ADSC	AQATE	ADIR	ADIE	ACPOR		- ADPSI	* 216
\$05 (\$25)	ADCH	ADC Data Regi	siec High Byle	R			Secretary at mark many		- 12 A	217 ⊋
\$04 (\$24)	ADCL .	ACC Deta Regi				· · · · · · · · · · · · · · · · · · ·		74 100	B 3 C	, 217
\$03 (\$23)	TWOR		Interface Data R		pl		∄e ių t	, , ,	" " " " " " " " " " " " " " " " " " " "	179
\$02 (\$22)	TWAR	TWAS	TWA5	TWA4	TWA3	TWA2	TWA1	* TWAO :	o TWGCE	³ 179 ·
\$01 (\$21) \$00 (\$20)	TWSR	TWS7	TW65	TW\$5	* TWS4	TWS3		TWPS1	TWPS0	178 177
		Two-wire Serial interfaces Bit Rate Register # ## ## ### ########################								

- Notes: 1. When the OCDEN Fuse is unprogrammed, the OSCCAL Register is always accessed on this address. Refer to the debugger specific documentation for details on how to use the OCDR Register.
 - 2. Refer to the USART description for details on how to access UBRRH and UCSRC.
 - 3. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses
 - 4. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.